forked from OSchip/llvm-project
Move MRI liveouts to Mips return instructions.
llvm-svn: 174410
This commit is contained in:
parent
8660a8c0fc
commit
a206050ccb
|
@ -3454,15 +3454,8 @@ MipsTargetLowering::LowerReturn(SDValue Chain,
|
|||
// Analize return values.
|
||||
CCInfo.AnalyzeReturn(Outs, RetCC_Mips);
|
||||
|
||||
// If this is the first return lowered for this function, add
|
||||
// the regs to the liveout set for the function.
|
||||
if (DAG.getMachineFunction().getRegInfo().liveout_empty()) {
|
||||
for (unsigned i = 0; i != RVLocs.size(); ++i)
|
||||
if (RVLocs[i].isRegLoc())
|
||||
DAG.getMachineFunction().getRegInfo().addLiveOut(RVLocs[i].getLocReg());
|
||||
}
|
||||
|
||||
SDValue Flag;
|
||||
SmallVector<SDValue, 4> RetOps(1, Chain);
|
||||
|
||||
// Copy the result values into the output registers.
|
||||
for (unsigned i = 0; i != RVLocs.size(); ++i) {
|
||||
|
@ -3471,9 +3464,9 @@ MipsTargetLowering::LowerReturn(SDValue Chain,
|
|||
|
||||
Chain = DAG.getCopyToReg(Chain, dl, VA.getLocReg(), OutVals[i], Flag);
|
||||
|
||||
// guarantee that all emitted copies are
|
||||
// stuck together, avoiding something bad
|
||||
// Guarantee that all emitted copies are stuck together with flags.
|
||||
Flag = Chain.getValue(1);
|
||||
RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT()));
|
||||
}
|
||||
|
||||
// The mips ABIs for returning structs by value requires that we copy
|
||||
|
@ -3492,15 +3485,17 @@ MipsTargetLowering::LowerReturn(SDValue Chain,
|
|||
|
||||
Chain = DAG.getCopyToReg(Chain, dl, V0, Val, Flag);
|
||||
Flag = Chain.getValue(1);
|
||||
MF.getRegInfo().addLiveOut(V0);
|
||||
RetOps.push_back(DAG.getRegister(V0, getPointerTy()));
|
||||
}
|
||||
|
||||
// Return on Mips is always a "jr $ra"
|
||||
if (Flag.getNode())
|
||||
return DAG.getNode(MipsISD::Ret, dl, MVT::Other, Chain, Flag);
|
||||
RetOps[0] = Chain; // Update chain.
|
||||
|
||||
// Return Void
|
||||
return DAG.getNode(MipsISD::Ret, dl, MVT::Other, Chain);
|
||||
// Add the flag if we have it.
|
||||
if (Flag.getNode())
|
||||
RetOps.push_back(Flag);
|
||||
|
||||
// Return on Mips is always a "jr $ra"
|
||||
return DAG.getNode(MipsISD::Ret, dl, MVT::Other, &RetOps[0], RetOps.size());
|
||||
}
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
|
|
@ -72,7 +72,8 @@ def MipsTprelLo : SDNode<"MipsISD::TprelLo", SDTIntUnaryOp>;
|
|||
def MipsThreadPointer: SDNode<"MipsISD::ThreadPointer", SDT_MipsThreadPointer>;
|
||||
|
||||
// Return
|
||||
def MipsRet : SDNode<"MipsISD::Ret", SDTNone, [SDNPHasChain, SDNPOptInGlue]>;
|
||||
def MipsRet : SDNode<"MipsISD::Ret", SDTNone,
|
||||
[SDNPHasChain, SDNPOptInGlue, SDNPVariadic]>;
|
||||
|
||||
// These are target-independent nodes, but have target-specific formats.
|
||||
def callseq_start : SDNode<"ISD::CALLSEQ_START", SDT_MipsCallSeqStart,
|
||||
|
|
Loading…
Reference in New Issue