forked from OSchip/llvm-project
AMDGPU/GlobalISel: Remove unnecesssary REQUIREs
This has been a mandatory part of the build for a while. llvm-svn: 361956
This commit is contained in:
parent
e1312c54d3
commit
9ffd8b5a6f
|
@ -1,7 +1,7 @@
|
|||
; RUN: llc -march=amdgcn -mcpu=fiji -O0 -stop-after=irtranslator -global-isel %s -o - 2>&1 | FileCheck %s
|
||||
; REQUIRES: global-isel
|
||||
; This file checks that the translation from llvm IR to generic MachineInstr
|
||||
; is correct.
|
||||
|
||||
; This file checks that the translation from llvm IR to generic
|
||||
; MachineInstr is correct.
|
||||
|
||||
; Tests for add.
|
||||
; CHECK: name: addi32
|
||||
|
|
|
@ -1,8 +1,6 @@
|
|||
# RUN: llc -march=amdgcn -mcpu=hawaii -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s -check-prefixes=GCN
|
||||
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s -check-prefixes=GCN
|
||||
|
||||
# REQUIRES: global-isel
|
||||
|
||||
--- |
|
||||
define amdgpu_kernel void @global_addrspace(i32 addrspace(1)* %global0) { ret void }
|
||||
...
|
||||
|
|
|
@ -2,8 +2,6 @@
|
|||
# RUN: llc -march=amdgcn -mcpu=hawaii -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s -check-prefixes=GCN,CI,SICI
|
||||
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s -check-prefixes=GCN,VI,SIVI
|
||||
|
||||
# REQUIRES: global-isel
|
||||
|
||||
--- |
|
||||
define amdgpu_kernel void @smrd_imm(i32 addrspace(4)* %const0) { ret void }
|
||||
...
|
||||
|
|
|
@ -1,8 +1,6 @@
|
|||
# RUN: llc -march=amdgcn -mcpu=hawaii -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s -check-prefixes=GCN
|
||||
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s -check-prefixes=GCN
|
||||
|
||||
# REQUIRES: global-isel
|
||||
|
||||
--- |
|
||||
define amdgpu_kernel void @global_addrspace(i32 addrspace(1)* %global0,
|
||||
i64 addrspace(1)* %global1,
|
||||
|
|
|
@ -1,5 +1,4 @@
|
|||
; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
||||
; REQUIRES: global-isel
|
||||
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=fiji -O0 -amdgpu-ir-lower-kernel-arguments=0 -stop-after=irtranslator -global-isel %s -o - | FileCheck -check-prefix=HSA-VI %s
|
||||
|
||||
define amdgpu_kernel void @i8_arg(i32 addrspace(1)* nocapture %out, i8 %in) nounwind {
|
||||
|
|
|
@ -2,8 +2,6 @@
|
|||
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
|
||||
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s
|
||||
|
||||
# REQUIRES: global-isel
|
||||
|
||||
--- |
|
||||
define void @exp_s() {
|
||||
call void @llvm.amdgcn.exp.f32(i32 0, i32 0, float 1.0, float 1.0, float 1.0, float 1.0, i1 0, i1 0)
|
||||
|
|
|
@ -1,7 +1,5 @@
|
|||
# RUN: llc -march=amdgcn -mcpu=hawaii -run-pass=regbankselect %s -verify-machineinstrs -o - | FileCheck %s
|
||||
|
||||
# REQUIRES: global-isel
|
||||
|
||||
--- |
|
||||
define amdgpu_kernel void @load_constant(i32 addrspace(4)* %ptr0) { ret void }
|
||||
define amdgpu_kernel void @load_global_uniform(i32 addrspace(1)* %ptr1) {
|
||||
|
|
|
@ -1,7 +1,5 @@
|
|||
; RUN: llc < %s -march=amdgcn -mcpu=tonga -show-mc-encoding -verify-machineinstrs -global-isel | FileCheck --check-prefix=GCN %s
|
||||
|
||||
; REQUIRES: global-isel
|
||||
|
||||
; GCN-LABEL: vs_epilog
|
||||
; GCN: s_endpgm
|
||||
|
||||
|
|
|
@ -3,8 +3,6 @@
|
|||
; RUN: llc < %s -march=amdgcn -mcpu=bonaire -show-mc-encoding -verify-machineinstrs -global-isel | FileCheck --check-prefix=CI --check-prefix=GCN %s
|
||||
; RUN: llc < %s -march=amdgcn -mcpu=tonga -show-mc-encoding -verify-machineinstrs -global-isel | FileCheck --check-prefix=VI --check-prefix=GCN --check-prefix=SIVI %s
|
||||
|
||||
; REQUIRES: global-isel
|
||||
|
||||
; SMRD load with an immediate offset.
|
||||
; GCN-LABEL: {{^}}smrd0:
|
||||
; SICI: s_load_dword s{{[0-9]}}, s[{{[0-9]:[0-9]}}], 0x1 ; encoding: [0x01
|
||||
|
|
Loading…
Reference in New Issue