maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[Thumb2] Regenerate thumb2-teq2 tests

This commit is contained in:
Simon Pilgrim 2022-04-04 12:48:20 +01:00
parent 706dec3e47
commit 9db1eb13b6
1 changed files with 49 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

61
llvm/test/CodeGen/Thumb2/thumb2-teq2.ll
View File

@ -1,11 +1,18 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=thumb-eabi -mcpu=arm1156t2-s -mattr=+thumb2 %s -o - | FileCheck %s
; These tests would be improved by 'movs r0, #0' being rematerialized below the
; tst as 'mov.w r0, #0'.
define i32 @f2(i32 %a, i32 %b) {
; CHECK: f2
; CHECK: eors {{.*}}, r1
; CHECK-LABEL: f2:
; CHECK: @ %bb.0:
; CHECK-NEXT: movs r2, #24
; CHECK-NEXT: eors r0, r1
; CHECK-NEXT: it eq
; CHECK-NEXT: moveq r2, #42
; CHECK-NEXT: mov r0, r2
; CHECK-NEXT: bx lr
%tmp = xor i32 %a, %b
%tmp1 = icmp eq i32 %tmp, 0
%ret = select i1 %tmp1, i32 42, i32 24
@ -13,8 +20,14 @@ define i32 @f2(i32 %a, i32 %b) {
}
define i32 @f4(i32 %a, i32 %b) {
; CHECK: f4
; CHECK: eors {{.*}}, r1
; CHECK-LABEL: f4:
; CHECK: @ %bb.0:
; CHECK-NEXT: movs r2, #24
; CHECK-NEXT: eors r0, r1
; CHECK-NEXT: it eq
; CHECK-NEXT: moveq r2, #42
; CHECK-NEXT: mov r0, r2
; CHECK-NEXT: bx lr
%tmp = xor i32 %a, %b
%tmp1 = icmp eq i32 0, %tmp
%ret = select i1 %tmp1, i32 42, i32 24
@ -22,8 +35,14 @@ define i32 @f4(i32 %a, i32 %b) {
}
define i32 @f6(i32 %a, i32 %b) {
; CHECK: f6
; CHECK: teq.w {{.*}}, r1, lsl #5
; CHECK-LABEL: f6:
; CHECK: @ %bb.0:
; CHECK-NEXT: movs r2, #24
; CHECK-NEXT: teq.w r0, r1, lsl #5
; CHECK-NEXT: it eq
; CHECK-NEXT: moveq r2, #42
; CHECK-NEXT: mov r0, r2
; CHECK-NEXT: bx lr
%tmp = shl i32 %b, 5
%tmp1 = xor i32 %a, %tmp
%tmp2 = icmp eq i32 %tmp1, 0
@ -32,8 +51,14 @@ define i32 @f6(i32 %a, i32 %b) {
}
define i32 @f7(i32 %a, i32 %b) {
; CHECK: f7
; CHECK: teq.w {{.*}}, r1, lsr #6
; CHECK-LABEL: f7:
; CHECK: @ %bb.0:
; CHECK-NEXT: movs r2, #24
; CHECK-NEXT: teq.w r0, r1, lsr #6
; CHECK-NEXT: it eq
; CHECK-NEXT: moveq r2, #42
; CHECK-NEXT: mov r0, r2
; CHECK-NEXT: bx lr
%tmp = lshr i32 %b, 6
%tmp1 = xor i32 %a, %tmp
%tmp2 = icmp eq i32 %tmp1, 0
@ -42,8 +67,14 @@ define i32 @f7(i32 %a, i32 %b) {
}
define i32 @f8(i32 %a, i32 %b) {
; CHECK: f8
; CHECK: teq.w {{.*}}, r1, asr #7
; CHECK-LABEL: f8:
; CHECK: @ %bb.0:
; CHECK-NEXT: movs r2, #24
; CHECK-NEXT: teq.w r0, r1, asr #7
; CHECK-NEXT: it eq
; CHECK-NEXT: moveq r2, #42
; CHECK-NEXT: mov r0, r2
; CHECK-NEXT: bx lr
%tmp = ashr i32 %b, 7
%tmp1 = xor i32 %a, %tmp
%tmp2 = icmp eq i32 %tmp1, 0
@ -52,8 +83,14 @@ define i32 @f8(i32 %a, i32 %b) {
}
define i32 @f9(i32 %a, i32 %b) {
; CHECK: f9
; CHECK: teq.w {{.*}}, {{.*}}, ror #8
; CHECK-LABEL: f9:
; CHECK: @ %bb.0:
; CHECK-NEXT: movs r1, #24
; CHECK-NEXT: teq.w r0, r0, ror #8
; CHECK-NEXT: it eq
; CHECK-NEXT: moveq r1, #42
; CHECK-NEXT: mov r0, r1
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 24
%r8 = lshr i32 %a, 8
%tmp = or i32 %l8, %r8