forked from OSchip/llvm-project
AMDGPU: Fix broken switch braces
This commit is contained in:
parent
f08bbde83f
commit
9d3dc276a6
|
@ -11408,7 +11408,7 @@ void SITargetLowering::computeKnownBitsForTargetInstr(
|
|||
const MachineInstr *MI = MRI.getVRegDef(R);
|
||||
switch (MI->getOpcode()) {
|
||||
case AMDGPU::G_INTRINSIC: {
|
||||
switch (MI->getIntrinsicID())
|
||||
switch (MI->getIntrinsicID()) {
|
||||
case Intrinsic::amdgcn_workitem_id_x:
|
||||
knownBitsForWorkitemID(*getSubtarget(), KB, Known, 0);
|
||||
break;
|
||||
|
@ -11427,6 +11427,7 @@ void SITargetLowering::computeKnownBitsForTargetInstr(
|
|||
}
|
||||
default:
|
||||
break;
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue