maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[RISCV] Add a continue to reduce nesting. NFC

This commit is contained in:
Craig Topper 2022-07-23 16:40:29 -07:00
parent 944cb96429
commit 9adc00a9d0
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
View File

@ -10072,7 +10072,8 @@ static MachineBasicBlock *emitSelectPseudo(MachineInstr &MI,
LastSelectPseudo = &*SequenceMBBI; LastSelectPseudo = &*SequenceMBBI;
SequenceMBBI->collectDebugValues(SelectDebugValues); SequenceMBBI->collectDebugValues(SelectDebugValues);
SelectDests.insert(SequenceMBBI->getOperand(0).getReg()); SelectDests.insert(SequenceMBBI->getOperand(0).getReg());
} else { continue;
}
if (SequenceMBBI->hasUnmodeledSideEffects() || if (SequenceMBBI->hasUnmodeledSideEffects() ||
SequenceMBBI->mayLoadOrStore()) SequenceMBBI->mayLoadOrStore())
break; break;
@ -10081,7 +10082,6 @@ static MachineBasicBlock *emitSelectPseudo(MachineInstr &MI,
})) }))
break; break;
} }
}
const RISCVInstrInfo &TII = *Subtarget.getInstrInfo(); const RISCVInstrInfo &TII = *Subtarget.getInstrInfo();
const BasicBlock *LLVM_BB = BB->getBasicBlock(); const BasicBlock *LLVM_BB = BB->getBasicBlock();