maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[XCore] Convert a couple of tests to FileCheck. 

llvm-svn: 179619
This commit is contained in:
Richard Osborne 2013-04-16 19:41:19 +00:00
parent 6dfa25a19f
commit 9a61da5ed4
2 changed files with 22 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
llvm/test/CodeGen/XCore/unaligned_load.ll
View File

@ -1,20 +1,19 @@
; RUN: llc < %s -march=xcore > %t1.s
; RUN: grep "bl __misaligned_load" %t1.s | count 1
; RUN: grep ld16s %t1.s | count 2
; RUN: grep ldw %t1.s | count 2
; RUN: grep shl %t1.s | count 2
; RUN: grep shr %t1.s | count 1
; RUN: grep zext %t1.s | count 1
; RUN: grep "or " %t1.s | count 2
; RUN: llc < %s -march=xcore | FileCheck %s
; Byte aligned load. Expands to call to __misaligned_load.
; Byte aligned load.
; CHECK: align1
; CHECK: bl __misaligned_load
define i32 @align1(i32* %p) nounwind {
entry:
%0 = load i32* %p, align 1 ; <i32> [#uses=1]
ret i32 %0
}
; Half word aligned load. Expands to two 16bit loads.
; Half word aligned load.
; CHECK: align2:
; CHECK: ld16s
; CHECK: ld16s
; CHECK: or
define i32 @align2(i32* %p) nounwind {
entry:
%0 = load i32* %p, align 2 ; <i32> [#uses=1]
@ -23,7 +22,11 @@ entry:
@a = global [5 x i8] zeroinitializer, align 4
; Constant offset from word aligned base. Expands to two 32bit loads.
; Constant offset from word aligned base.
; CHECK: align3:
; CHECK: ldw {{r[0-9]+}}, dp
; CHECK: ldw {{r[0-9]+}}, dp
; CHECK: or
define i32 @align3() nounwind {
entry:
%0 = load i32* bitcast (i8* getelementptr ([5 x i8]* @a, i32 0, i32 1) to i32*), align 1

14
llvm/test/CodeGen/XCore/unaligned_store.ll
View File

@ -1,16 +1,18 @@
; RUN: llc < %s -march=xcore > %t1.s
; RUN: grep "bl __misaligned_store" %t1.s | count 1
; RUN: grep st16 %t1.s | count 2
; RUN: grep shr %t1.s | count 1
; RUN: llc < %s -march=xcore | FileCheck %s
; Byte aligned store. Expands to call to __misaligned_store.
; Byte aligned store.
; CHECK: align1:
; CHECK: bl __misaligned_store
define void @align1(i32* %p, i32 %val) nounwind {
entry:
store i32 %val, i32* %p, align 1
ret void
}
; Half word aligned store. Expands to two 16bit stores.
; Half word aligned store.
; CHECK: align2
; CHECK: st16
; CHECK: st16
define void @align2(i32* %p, i32 %val) nounwind {
entry:
store i32 %val, i32* %p, align 2