forked from OSchip/llvm-project
Fix sign extend to long. When coming from sbyte, we used to generate:
movsbl 4(%esp), %eax movl %eax, %edx sarl $7, %edx Now we generate: movsbl 4(%esp), %eax movl %eax, %edx sarl $31, %edx Which is right. llvm-svn: 19515
This commit is contained in:
parent
1321754941
commit
9864b08f94
|
@ -805,8 +805,8 @@ void SelectionDAGLegalize::ExpandOp(SDOperand Op, SDOperand &Lo, SDOperand &Hi){
|
|||
|
||||
// The high part is obtained by SRA'ing all but one of the bits of the lo
|
||||
// part.
|
||||
unsigned SrcSize = MVT::getSizeInBits(Node->getOperand(0).getValueType());
|
||||
Hi = DAG.getNode(ISD::SRA, NVT, Lo, DAG.getConstant(SrcSize-1, MVT::i8));
|
||||
unsigned LoSize = MVT::getSizeInBits(Lo.getValueType());
|
||||
Hi = DAG.getNode(ISD::SRA, NVT, Lo, DAG.getConstant(LoSize-1, MVT::i8));
|
||||
break;
|
||||
}
|
||||
case ISD::ZERO_EXTEND:
|
||||
|
|
Loading…
Reference in New Issue