[NFC] Adjust test for D63004

llvm-svn: 362908
This commit is contained in:
David Bolvansky 2019-06-09 16:15:08 +00:00
parent 16ca1fee5e
commit 96ccd690f8
1 changed files with 164 additions and 0 deletions

View File

@ -1,6 +1,7 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple | FileCheck %s
; RUN: llc < %s -mtriple=aarch64-eabi -mattr -neon -aarch64-neon-syntax=apple | FileCheck -check-prefix=CHECK-NONEON %s
; RUN: llc < %s -mtriple=armv8a -mattr=+neon | FileCheck %s -check-prefix=CHECK-ARM8A-NEON
define i32 @cnt32_advsimd(i32 %x) nounwind readnone {
; CHECK-LABEL: cnt32_advsimd:
@ -27,6 +28,27 @@ define i32 @cnt32_advsimd(i32 %x) nounwind readnone {
; CHECK-NONEON-NEXT: mul w8, w8, w9
; CHECK-NONEON-NEXT: lsr w0, w8, #24
; CHECK-NONEON-NEXT: ret
;
; CHECK-ARM8A-NEON-LABEL: cnt32_advsimd:
; CHECK-ARM8A-NEON: @ %bb.0:
; CHECK-ARM8A-NEON-NEXT: movw r1, #21845
; CHECK-ARM8A-NEON-NEXT: movt r1, #21845
; CHECK-ARM8A-NEON-NEXT: and r1, r1, r0, lsr #1
; CHECK-ARM8A-NEON-NEXT: sub r0, r0, r1
; CHECK-ARM8A-NEON-NEXT: movw r1, #13107
; CHECK-ARM8A-NEON-NEXT: movt r1, #13107
; CHECK-ARM8A-NEON-NEXT: and r2, r0, r1
; CHECK-ARM8A-NEON-NEXT: and r0, r1, r0, lsr #2
; CHECK-ARM8A-NEON-NEXT: movw r1, #3855
; CHECK-ARM8A-NEON-NEXT: add r0, r2, r0
; CHECK-ARM8A-NEON-NEXT: movt r1, #3855
; CHECK-ARM8A-NEON-NEXT: add r0, r0, r0, lsr #4
; CHECK-ARM8A-NEON-NEXT: and r0, r0, r1
; CHECK-ARM8A-NEON-NEXT: movw r1, #257
; CHECK-ARM8A-NEON-NEXT: movt r1, #257
; CHECK-ARM8A-NEON-NEXT: mul r0, r0, r1
; CHECK-ARM8A-NEON-NEXT: lsr r0, r0, #24
; CHECK-ARM8A-NEON-NEXT: bx lr
%cnt = tail call i32 @llvm.ctpop.i32(i32 %x)
ret i32 %cnt
}
@ -57,6 +79,29 @@ define i32 @cnt32_advsimd_2(<2 x i32> %x) {
; CHECK-NONEON-NEXT: mul w8, w8, w9
; CHECK-NONEON-NEXT: lsr w0, w8, #24
; CHECK-NONEON-NEXT: ret
;
; CHECK-ARM8A-NEON-LABEL: cnt32_advsimd_2:
; CHECK-ARM8A-NEON: @ %bb.0:
; CHECK-ARM8A-NEON-NEXT: vmov d16, r0, r1
; CHECK-ARM8A-NEON-NEXT: movw r1, #21845
; CHECK-ARM8A-NEON-NEXT: movt r1, #21845
; CHECK-ARM8A-NEON-NEXT: vmov.32 r0, d16[0]
; CHECK-ARM8A-NEON-NEXT: and r1, r1, r0, lsr #1
; CHECK-ARM8A-NEON-NEXT: sub r0, r0, r1
; CHECK-ARM8A-NEON-NEXT: movw r1, #13107
; CHECK-ARM8A-NEON-NEXT: movt r1, #13107
; CHECK-ARM8A-NEON-NEXT: and r2, r0, r1
; CHECK-ARM8A-NEON-NEXT: and r0, r1, r0, lsr #2
; CHECK-ARM8A-NEON-NEXT: movw r1, #3855
; CHECK-ARM8A-NEON-NEXT: add r0, r2, r0
; CHECK-ARM8A-NEON-NEXT: movt r1, #3855
; CHECK-ARM8A-NEON-NEXT: add r0, r0, r0, lsr #4
; CHECK-ARM8A-NEON-NEXT: and r0, r0, r1
; CHECK-ARM8A-NEON-NEXT: movw r1, #257
; CHECK-ARM8A-NEON-NEXT: movt r1, #257
; CHECK-ARM8A-NEON-NEXT: mul r0, r0, r1
; CHECK-ARM8A-NEON-NEXT: lsr r0, r0, #24
; CHECK-ARM8A-NEON-NEXT: bx lr
%1 = extractelement <2 x i32> %x, i64 0
%2 = tail call i32 @llvm.ctpop.i32(i32 %1)
ret i32 %2
@ -86,6 +131,38 @@ define i64 @cnt64_advsimd(i64 %x) nounwind readnone {
; CHECK-NONEON-NEXT: mul x8, x8, x9
; CHECK-NONEON-NEXT: lsr x0, x8, #56
; CHECK-NONEON-NEXT: ret
;
; CHECK-ARM8A-NEON-LABEL: cnt64_advsimd:
; CHECK-ARM8A-NEON: @ %bb.0:
; CHECK-ARM8A-NEON-NEXT: push {r11, lr}
; CHECK-ARM8A-NEON-NEXT: movw r12, #21845
; CHECK-ARM8A-NEON-NEXT: movw lr, #3855
; CHECK-ARM8A-NEON-NEXT: movt r12, #21845
; CHECK-ARM8A-NEON-NEXT: and r3, r12, r0, lsr #1
; CHECK-ARM8A-NEON-NEXT: sub r0, r0, r3
; CHECK-ARM8A-NEON-NEXT: movw r3, #13107
; CHECK-ARM8A-NEON-NEXT: movt r3, #13107
; CHECK-ARM8A-NEON-NEXT: and r2, r0, r3
; CHECK-ARM8A-NEON-NEXT: and r0, r3, r0, lsr #2
; CHECK-ARM8A-NEON-NEXT: movt lr, #3855
; CHECK-ARM8A-NEON-NEXT: add r0, r2, r0
; CHECK-ARM8A-NEON-NEXT: and r2, r12, r1, lsr #1
; CHECK-ARM8A-NEON-NEXT: sub r1, r1, r2
; CHECK-ARM8A-NEON-NEXT: and r2, r1, r3
; CHECK-ARM8A-NEON-NEXT: add r0, r0, r0, lsr #4
; CHECK-ARM8A-NEON-NEXT: and r1, r3, r1, lsr #2
; CHECK-ARM8A-NEON-NEXT: and r0, r0, lr
; CHECK-ARM8A-NEON-NEXT: add r1, r2, r1
; CHECK-ARM8A-NEON-NEXT: movw r2, #257
; CHECK-ARM8A-NEON-NEXT: movt r2, #257
; CHECK-ARM8A-NEON-NEXT: add r1, r1, r1, lsr #4
; CHECK-ARM8A-NEON-NEXT: mul r0, r0, r2
; CHECK-ARM8A-NEON-NEXT: and r1, r1, lr
; CHECK-ARM8A-NEON-NEXT: mul r1, r1, r2
; CHECK-ARM8A-NEON-NEXT: lsr r0, r0, #24
; CHECK-ARM8A-NEON-NEXT: add r0, r0, r1, lsr #24
; CHECK-ARM8A-NEON-NEXT: mov r1, #0
; CHECK-ARM8A-NEON-NEXT: pop {r11, pc}
%cnt = tail call i64 @llvm.ctpop.i64(i64 %x)
ret i64 %cnt
}
@ -125,6 +202,27 @@ define i32 @cnt32(i32 %x) nounwind readnone noimplicitfloat {
; CHECK-NONEON-NEXT: mul w8, w8, w9
; CHECK-NONEON-NEXT: lsr w0, w8, #24
; CHECK-NONEON-NEXT: ret
;
; CHECK-ARM8A-NEON-LABEL: cnt32:
; CHECK-ARM8A-NEON: @ %bb.0:
; CHECK-ARM8A-NEON-NEXT: movw r1, #21845
; CHECK-ARM8A-NEON-NEXT: movt r1, #21845
; CHECK-ARM8A-NEON-NEXT: and r1, r1, r0, lsr #1
; CHECK-ARM8A-NEON-NEXT: sub r0, r0, r1
; CHECK-ARM8A-NEON-NEXT: movw r1, #13107
; CHECK-ARM8A-NEON-NEXT: movt r1, #13107
; CHECK-ARM8A-NEON-NEXT: and r2, r0, r1
; CHECK-ARM8A-NEON-NEXT: and r0, r1, r0, lsr #2
; CHECK-ARM8A-NEON-NEXT: movw r1, #3855
; CHECK-ARM8A-NEON-NEXT: add r0, r2, r0
; CHECK-ARM8A-NEON-NEXT: movt r1, #3855
; CHECK-ARM8A-NEON-NEXT: add r0, r0, r0, lsr #4
; CHECK-ARM8A-NEON-NEXT: and r0, r0, r1
; CHECK-ARM8A-NEON-NEXT: movw r1, #257
; CHECK-ARM8A-NEON-NEXT: movt r1, #257
; CHECK-ARM8A-NEON-NEXT: mul r0, r0, r1
; CHECK-ARM8A-NEON-NEXT: lsr r0, r0, #24
; CHECK-ARM8A-NEON-NEXT: bx lr
%cnt = tail call i32 @llvm.ctpop.i32(i32 %x)
ret i32 %cnt
}
@ -161,6 +259,38 @@ define i64 @cnt64(i64 %x) nounwind readnone noimplicitfloat {
; CHECK-NONEON-NEXT: mul x8, x8, x9
; CHECK-NONEON-NEXT: lsr x0, x8, #56
; CHECK-NONEON-NEXT: ret
;
; CHECK-ARM8A-NEON-LABEL: cnt64:
; CHECK-ARM8A-NEON: @ %bb.0:
; CHECK-ARM8A-NEON-NEXT: push {r11, lr}
; CHECK-ARM8A-NEON-NEXT: movw r12, #21845
; CHECK-ARM8A-NEON-NEXT: movw lr, #3855
; CHECK-ARM8A-NEON-NEXT: movt r12, #21845
; CHECK-ARM8A-NEON-NEXT: and r3, r12, r0, lsr #1
; CHECK-ARM8A-NEON-NEXT: sub r0, r0, r3
; CHECK-ARM8A-NEON-NEXT: movw r3, #13107
; CHECK-ARM8A-NEON-NEXT: movt r3, #13107
; CHECK-ARM8A-NEON-NEXT: and r2, r0, r3
; CHECK-ARM8A-NEON-NEXT: and r0, r3, r0, lsr #2
; CHECK-ARM8A-NEON-NEXT: movt lr, #3855
; CHECK-ARM8A-NEON-NEXT: add r0, r2, r0
; CHECK-ARM8A-NEON-NEXT: and r2, r12, r1, lsr #1
; CHECK-ARM8A-NEON-NEXT: sub r1, r1, r2
; CHECK-ARM8A-NEON-NEXT: and r2, r1, r3
; CHECK-ARM8A-NEON-NEXT: add r0, r0, r0, lsr #4
; CHECK-ARM8A-NEON-NEXT: and r1, r3, r1, lsr #2
; CHECK-ARM8A-NEON-NEXT: and r0, r0, lr
; CHECK-ARM8A-NEON-NEXT: add r1, r2, r1
; CHECK-ARM8A-NEON-NEXT: movw r2, #257
; CHECK-ARM8A-NEON-NEXT: movt r2, #257
; CHECK-ARM8A-NEON-NEXT: add r1, r1, r1, lsr #4
; CHECK-ARM8A-NEON-NEXT: mul r0, r0, r2
; CHECK-ARM8A-NEON-NEXT: and r1, r1, lr
; CHECK-ARM8A-NEON-NEXT: mul r1, r1, r2
; CHECK-ARM8A-NEON-NEXT: lsr r0, r0, #24
; CHECK-ARM8A-NEON-NEXT: add r0, r0, r1, lsr #24
; CHECK-ARM8A-NEON-NEXT: mov r1, #0
; CHECK-ARM8A-NEON-NEXT: pop {r11, pc}
%cnt = tail call i64 @llvm.ctpop.i64(i64 %x)
ret i64 %cnt
}
@ -193,6 +323,40 @@ define i32 @ctpop_eq_one(i64 %x) nounwind readnone {
; CHECK-NONEON-NEXT: cmp x8, #1 // =1
; CHECK-NONEON-NEXT: cset w0, eq
; CHECK-NONEON-NEXT: ret
;
; CHECK-ARM8A-NEON-LABEL: ctpop_eq_one:
; CHECK-ARM8A-NEON: @ %bb.0:
; CHECK-ARM8A-NEON-NEXT: push {r11, lr}
; CHECK-ARM8A-NEON-NEXT: movw r12, #21845
; CHECK-ARM8A-NEON-NEXT: movw lr, #3855
; CHECK-ARM8A-NEON-NEXT: movt r12, #21845
; CHECK-ARM8A-NEON-NEXT: and r3, r12, r0, lsr #1
; CHECK-ARM8A-NEON-NEXT: sub r0, r0, r3
; CHECK-ARM8A-NEON-NEXT: movw r3, #13107
; CHECK-ARM8A-NEON-NEXT: movt r3, #13107
; CHECK-ARM8A-NEON-NEXT: and r2, r0, r3
; CHECK-ARM8A-NEON-NEXT: and r0, r3, r0, lsr #2
; CHECK-ARM8A-NEON-NEXT: movt lr, #3855
; CHECK-ARM8A-NEON-NEXT: add r0, r2, r0
; CHECK-ARM8A-NEON-NEXT: and r2, r12, r1, lsr #1
; CHECK-ARM8A-NEON-NEXT: sub r1, r1, r2
; CHECK-ARM8A-NEON-NEXT: and r2, r1, r3
; CHECK-ARM8A-NEON-NEXT: add r0, r0, r0, lsr #4
; CHECK-ARM8A-NEON-NEXT: and r1, r3, r1, lsr #2
; CHECK-ARM8A-NEON-NEXT: and r0, r0, lr
; CHECK-ARM8A-NEON-NEXT: add r1, r2, r1
; CHECK-ARM8A-NEON-NEXT: movw r2, #257
; CHECK-ARM8A-NEON-NEXT: movt r2, #257
; CHECK-ARM8A-NEON-NEXT: add r1, r1, r1, lsr #4
; CHECK-ARM8A-NEON-NEXT: mul r0, r0, r2
; CHECK-ARM8A-NEON-NEXT: and r1, r1, lr
; CHECK-ARM8A-NEON-NEXT: mul r1, r1, r2
; CHECK-ARM8A-NEON-NEXT: lsr r0, r0, #24
; CHECK-ARM8A-NEON-NEXT: add r0, r0, r1, lsr #24
; CHECK-ARM8A-NEON-NEXT: eor r0, r0, #1
; CHECK-ARM8A-NEON-NEXT: clz r0, r0
; CHECK-ARM8A-NEON-NEXT: lsr r0, r0, #5
; CHECK-ARM8A-NEON-NEXT: pop {r11, pc}
%count = tail call i64 @llvm.ctpop.i64(i64 %x)
%cmp = icmp eq i64 %count, 1
%conv = zext i1 %cmp to i32