maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

CellSPU doesn't appear to support fully the "ISD::ROTR" operation. The DAG 

combiner can now generate ROTR if the backend says that it can handle it. Cell
SPU says this, but gets an error from code gen saying that it can't select
ROTR. I'm xfailing this test until this can be fixed.

llvm-svn: 55579
This commit is contained in:
Bill Wendling 2008-08-31 02:32:12 +00:00
parent 58bb4f1bf0
commit 91bf1e0dc5
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
llvm/test/CodeGen/CellSPU/rotate_ops.ll
View File

@ -8,6 +8,12 @@
; RUN grep rothi.*,.3 %t1.s | count 1
; RUN: grep andhi %t1.s | count 4
; RUN: grep shlhi %t1.s | count 4
; XFAIL: *
;; FIXME: ROTR hasn't been implemented in CellSPU! It's marked as a "legal"
;; operation, but if used, the code generator complains that it can't
;; be selected.
target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128"
target triple = "spu"