maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Use the i12 variant of load / store opcodes if offset is zero. Now we pass all of multisource as well. 

llvm-svn: 77939
This commit is contained in:
Evan Cheng 2009-08-03 02:38:06 +00:00
parent 57c11da8df
commit 8b9deebba3
2 changed files with 90 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
llvm/lib/Target/ARM/Thumb2InstrInfo.cpp
View File

@ -421,8 +421,12 @@ int llvm::rewriteT2FrameIndex(MachineInstr &MI, unsigned FrameRegIdx,
if (AddrMode == ARMII::AddrMode5)
// FIXME: Not consistent.
ImmedOffset |= 1 << NumBits;
else
else {
ImmedOffset = -ImmedOffset;
if (ImmedOffset == 0)
// Change the opcode back if the encoded offset is zero.
MI.setDesc(TII.get(positiveOffsetOpcode(NewOpc)));
}
}
ImmOp.ChangeToImmediate(ImmedOffset);
Offset &= ~(Mask*Scale);

85
llvm/test/CodeGen/Thumb2/2009-08-01-WrongLDRBOpc.ll Normal file
View File

@ -0,0 +1,85 @@
; RUN: llvm-as < %s | llc -mtriple=thumbv7-apple-darwin9 -mcpu=cortex-a8 -relocation-model=pic -disable-fp-elim | FileCheck %s
@csize = external global [100 x [20 x [4 x i8]]] ; <[100 x [20 x [4 x i8]]]*> [#uses=1]
@vsize = external global [100 x [20 x [4 x i8]]] ; <[100 x [20 x [4 x i8]]]*> [#uses=1]
@cll = external global [20 x [10 x i8]] ; <[20 x [10 x i8]]*> [#uses=1]
@lefline = external global [100 x [20 x i32]] ; <[100 x [20 x i32]]*> [#uses=1]
@sep = external global [20 x i32] ; <[20 x i32]*> [#uses=1]
define arm_apcscc void @main(i32 %argc, i8** %argv) noreturn nounwind {
; CHECK: main:
; CHECK: ldrb.w
entry:
%nb.i.i.i = alloca [25 x i8], align 1 ; <[25 x i8]*> [#uses=0]
%line.i.i.i = alloca [200 x i8], align 1 ; <[200 x i8]*> [#uses=1]
%line.i = alloca [1024 x i8], align 1 ; <[1024 x i8]*> [#uses=0]
br i1 undef, label %bb.i.i, label %bb4.preheader.i
bb.i.i: ; preds = %entry
unreachable
bb4.preheader.i: ; preds = %entry
br i1 undef, label %tbl.exit, label %bb.i.preheader
bb.i.preheader: ; preds = %bb4.preheader.i
%line3.i.i.i = getelementptr [200 x i8]* %line.i.i.i, i32 0, i32 0 ; <i8*> [#uses=1]
br label %bb.i
bb.i: ; preds = %bb4.backedge.i, %bb.i.preheader
br i1 undef, label %bb3.i, label %bb4.backedge.i
bb3.i: ; preds = %bb.i
br i1 undef, label %bb2.i184.i.i, label %bb.i183.i.i
bb.i183.i.i: ; preds = %bb.i183.i.i, %bb3.i
br i1 undef, label %bb2.i184.i.i, label %bb.i183.i.i
bb2.i184.i.i: ; preds = %bb.i183.i.i, %bb3.i
br i1 undef, label %bb5.i185.i.i, label %bb35.preheader.i.i.i
bb35.preheader.i.i.i: ; preds = %bb2.i184.i.i
%0 = load i8* %line3.i.i.i, align 1 ; <i8> [#uses=1]
%1 = icmp eq i8 %0, 59 ; <i1> [#uses=1]
br i1 %1, label %bb36.i.i.i, label %bb9.i186.i.i
bb5.i185.i.i: ; preds = %bb2.i184.i.i
br label %bb.i171.i.i
bb9.i186.i.i: ; preds = %bb35.preheader.i.i.i
unreachable
bb36.i.i.i: ; preds = %bb35.preheader.i.i.i
br label %bb.i171.i.i
bb.i171.i.i: ; preds = %bb3.i176.i.i, %bb36.i.i.i, %bb5.i185.i.i
%2 = phi i32 [ %4, %bb3.i176.i.i ], [ 0, %bb36.i.i.i ], [ 0, %bb5.i185.i.i ] ; <i32> [#uses=6]
%scevgep16.i.i.i = getelementptr [20 x i32]* @sep, i32 0, i32 %2 ; <i32*> [#uses=1]
%scevgep18.i.i.i = getelementptr [20 x [10 x i8]]* @cll, i32 0, i32 %2, i32 0 ; <i8*> [#uses=0]
store i32 -1, i32* %scevgep16.i.i.i, align 4
br label %bb1.i175.i.i
bb1.i175.i.i: ; preds = %bb1.i175.i.i, %bb.i171.i.i
%i.03.i172.i.i = phi i32 [ 0, %bb.i171.i.i ], [ %3, %bb1.i175.i.i ] ; <i32> [#uses=4]
%scevgep11.i.i.i = getelementptr [100 x [20 x i32]]* @lefline, i32 0, i32 %i.03.i172.i.i, i32 %2 ; <i32*> [#uses=1]
%scevgep12.i.i.i = getelementptr [100 x [20 x [4 x i8]]]* @vsize, i32 0, i32 %i.03.i172.i.i, i32 %2, i32 0 ; <i8*> [#uses=1]
%scevgep13.i.i.i = getelementptr [100 x [20 x [4 x i8]]]* @csize, i32 0, i32 %i.03.i172.i.i, i32 %2, i32 0 ; <i8*> [#uses=0]
store i8 0, i8* %scevgep12.i.i.i, align 1
store i32 0, i32* %scevgep11.i.i.i, align 4
store i32 108, i32* undef, align 4
%3 = add i32 %i.03.i172.i.i, 1 ; <i32> [#uses=2]
%exitcond.i174.i.i = icmp eq i32 %3, 100 ; <i1> [#uses=1]
br i1 %exitcond.i174.i.i, label %bb3.i176.i.i, label %bb1.i175.i.i
bb3.i176.i.i: ; preds = %bb1.i175.i.i
%4 = add i32 %2, 1 ; <i32> [#uses=1]
br i1 undef, label %bb5.i177.i.i, label %bb.i171.i.i
bb5.i177.i.i: ; preds = %bb3.i176.i.i
unreachable
bb4.backedge.i: ; preds = %bb.i
br i1 undef, label %tbl.exit, label %bb.i
tbl.exit: ; preds = %bb4.backedge.i, %bb4.preheader.i
unreachable
}