maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

AMDGPU: Match isfinite pattern to class instructions 

llvm-svn: 339460
This commit is contained in:
Matt Arsenault 2018-08-10 18:58:41 +00:00
parent 088adbfa16
commit 8ad00d30fa
2 changed files with 35 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
llvm/lib/Target/AMDGPU/SIISelLowering.cpp
View File

@ -7742,16 +7742,26 @@ SDValue SITargetLowering::performSetCCCombine(SDNode *N,
VT != MVT::f16)) VT != MVT::f16))
return SDValue(); return SDValue();
// Match isinf pattern // Match isinf/isfinite pattern
// (fcmp oeq (fabs x), inf) -> (fp_class x, (p_infinity | n_infinity)) // (fcmp oeq (fabs x), inf) -> (fp_class x, (p_infinity | n_infinity))
if (CC == ISD::SETOEQ && LHS.getOpcode() == ISD::FABS) { // (fcmp one (fabs x), inf) -> (fp_class x,
// (p_normal | n_normal | p_subnormal | n_subnormal | p_zero | n_zero)
if ((CC == ISD::SETOEQ || CC == ISD::SETONE) && LHS.getOpcode() == ISD::FABS) {
const ConstantFPSDNode *CRHS = dyn_cast<ConstantFPSDNode>(RHS); const ConstantFPSDNode *CRHS = dyn_cast<ConstantFPSDNode>(RHS);
if (!CRHS) if (!CRHS)
return SDValue(); return SDValue();
const APFloat &APF = CRHS->getValueAPF(); const APFloat &APF = CRHS->getValueAPF();
if (APF.isInfinity() && !APF.isNegative()) { if (APF.isInfinity() && !APF.isNegative()) {
unsigned Mask = SIInstrFlags::P_INFINITY | SIInstrFlags::N_INFINITY; const unsigned IsInfMask = SIInstrFlags::P_INFINITY |
SIInstrFlags::N_INFINITY;
const unsigned IsFiniteMask = SIInstrFlags::N_ZERO |
SIInstrFlags::P_ZERO |
SIInstrFlags::N_NORMAL |
SIInstrFlags::P_NORMAL |
SIInstrFlags::N_SUBNORMAL |
SIInstrFlags::P_SUBNORMAL;
unsigned Mask = CC == ISD::SETOEQ ? IsInfMask : IsFiniteMask;
return DAG.getNode(AMDGPUISD::FP_CLASS, SL, MVT::i1, LHS.getOperand(0), return DAG.getNode(AMDGPUISD::FP_CLASS, SL, MVT::i1, LHS.getOperand(0),
DAG.getConstant(Mask, SL, MVT::i32)); DAG.getConstant(Mask, SL, MVT::i32));
} }

26
llvm/test/CodeGen/AMDGPU/fp-classify.ll
View File

@ -55,6 +55,20 @@ define amdgpu_kernel void @test_isfinite_pattern_0(i32 addrspace(1)* nocapture %
ret void ret void
} }
; SI-LABEL: {{^}}test_isfinite_pattern_1:
; SI-NOT: v_cmp
; SI: v_mov_b32_e32 [[MASK:v[0-9]+]], 0x1f8{{$}}
; SI: v_cmp_class_f32_e32 vcc, s{{[0-9]+}}, [[MASK]]
; SI-NOT: v_cmp
; SI: s_endpgm
define amdgpu_kernel void @test_isfinite_pattern_1(i32 addrspace(1)* nocapture %out, float %x) #0 {
%x.fabs = tail call float @llvm.fabs.f32(float %x) #3
%cmpinf = fcmp one float %x.fabs, 0x7FF0000000000000
%ext = zext i1 %cmpinf to i32
store i32 %ext, i32 addrspace(1)* %out, align 4
ret void
}
; Use negative infinity ; Use negative infinity
; GCN-LABEL: {{^}}test_isfinite_not_pattern_0: ; GCN-LABEL: {{^}}test_isfinite_not_pattern_0:
; GCN-NOT: v_cmp_class_f32 ; GCN-NOT: v_cmp_class_f32
@ -111,10 +125,14 @@ define amdgpu_kernel void @test_isfinite_not_pattern_3(i32 addrspace(1)* nocaptu
} }
; Wrong unordered compare ; Wrong unordered compare
; GCN-LABEL: {{^}}test_isfinite_not_pattern_4: ; GCN-LABEL: {{^}}test_isfinite_pattern_4:
; GCN-NOT: v_cmp_class_f32 ; GCN-DAG: s_load_dword [[X:s[0-9]+]]
; GCN: s_endpgm ; GCN-DAG: v_mov_b32_e32 [[K:v[0-9]+]], 0x1f8
define amdgpu_kernel void @test_isfinite_not_pattern_4(i32 addrspace(1)* nocapture %out, float %x) #0 { ; GCN-DAG: v_cmp_o_f32_e64 [[ORD:s\[[0-9]+:[0-9]+\]]], [[X]], [[X]]
; GCN-DAG: v_cmp_class_f32_e32 vcc, [[X]], [[K]]
; GCN: s_and_b64 [[AND:s\[[0-9]+:[0-9]+\]]], [[ORD]], vcc
; GCN: v_cndmask_b32_e64 v{{[0-9]+}}, 0, 1, [[AND]]
define amdgpu_kernel void @test_isfinite_pattern_4(i32 addrspace(1)* nocapture %out, float %x) #0 {
%ord = fcmp ord float %x, 0.000000e+00 %ord = fcmp ord float %x, 0.000000e+00
%x.fabs = tail call float @llvm.fabs.f32(float %x) #1 %x.fabs = tail call float @llvm.fabs.f32(float %x) #1
%ninf = fcmp one float %x.fabs, 0x7FF0000000000000 %ninf = fcmp one float %x.fabs, 0x7FF0000000000000