forked from OSchip/llvm-project
[ARC] Add missing condition codes.
Summary: Added VS and VC, required for disassembling. Reviewers: petecoup Reviewed By: petecoup Subscribers: llvm-commits Differential Revision: https://reviews.llvm.org/D42172 llvm-svn: 322718
This commit is contained in:
parent
996a8c1a66
commit
8979eea04e
|
@ -103,6 +103,10 @@ static ARCCC::CondCode GetOppositeBranchCondition(ARCCC::CondCode CC) {
|
|||
return ARCCC::LE;
|
||||
case ARCCC::GE:
|
||||
return ARCCC::LT;
|
||||
case ARCCC::VS:
|
||||
return ARCCC::VC;
|
||||
case ARCCC::VC:
|
||||
return ARCCC::VS;
|
||||
case ARCCC::LT:
|
||||
return ARCCC::GE;
|
||||
case ARCCC::LE:
|
||||
|
|
|
@ -66,6 +66,10 @@ static const char *ARCCondCodeToString(ARCCC::CondCode CC) {
|
|||
return "gt";
|
||||
case ARCCC::GE:
|
||||
return "ge";
|
||||
case ARCCC::VS:
|
||||
return "vs";
|
||||
case ARCCC::VC:
|
||||
return "vc";
|
||||
case ARCCC::LT:
|
||||
return "lt";
|
||||
case ARCCC::LE:
|
||||
|
|
|
@ -30,6 +30,8 @@ enum CondCode {
|
|||
N = 0x4,
|
||||
LO = 0x5,
|
||||
HS = 0x6,
|
||||
VS = 0x7,
|
||||
VC = 0x8,
|
||||
GT = 0x9,
|
||||
GE = 0xa,
|
||||
LT = 0xb,
|
||||
|
|
Loading…
Reference in New Issue