forked from OSchip/llvm-project
[AArch64] Fix legality info passed to demanded bits for TBI opt.
The (seldom-used) TBI-aware optimization had a typo lying dormant since it was first introduced, in r252573: when asking for demanded bits, it told TLI that it was running after legalize, where the opposite was true. This is an important piece of information, that the demanded bits analysis uses to make assumptions about the node. r301019 added such an assumption, which was broken by the TBI combine. Instead, pass the correct flags to TLO. llvm-svn: 309323
This commit is contained in:
parent
f85e2e218a
commit
87807c5a86
|
@ -9585,8 +9585,8 @@ static bool performTBISimplification(SDValue Addr,
|
|||
SelectionDAG &DAG) {
|
||||
APInt DemandedMask = APInt::getLowBitsSet(64, 56);
|
||||
KnownBits Known;
|
||||
TargetLowering::TargetLoweringOpt TLO(DAG, DCI.isBeforeLegalize(),
|
||||
DCI.isBeforeLegalizeOps());
|
||||
TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(),
|
||||
!DCI.isBeforeLegalizeOps());
|
||||
const TargetLowering &TLI = DAG.getTargetLoweringInfo();
|
||||
if (TLI.SimplifyDemandedBits(Addr, DemandedMask, Known, TLO)) {
|
||||
DCI.CommitTargetLoweringOpt(TLO);
|
||||
|
|
|
@ -100,3 +100,14 @@ define i32 @ld_and32_narrower(i64 %p) {
|
|||
%load = load i32, i32* %cast
|
||||
ret i32 %load
|
||||
}
|
||||
|
||||
; BOTH-LABEL:ld_and8:
|
||||
; BOTH: and x
|
||||
define i32 @ld_and8(i64 %base, i8 %off) {
|
||||
%off_masked = and i8 %off, 63
|
||||
%off_64 = zext i8 %off_masked to i64
|
||||
%p = add i64 %base, %off_64
|
||||
%cast = inttoptr i64 %p to i32*
|
||||
%load = load i32, i32* %cast
|
||||
ret i32 %load
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue