maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Update CanXFormVExtractWithShuffleIntoLoad to ensure bitcasts of loads only have one use. Matches DAGCombiner and prevents vector_shuffles from reaching isel. 

llvm-svn: 150360
This commit is contained in:
Craig Topper 2012-02-13 04:30:38 +00:00
parent 3607ffee5c
commit 87119fa37f
2 changed files with 4 additions and 59 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
llvm/lib/Target/X86/X86ISelLowering.cpp
View File

@ -6186,8 +6186,11 @@ bool CanXFormVExtractWithShuffleIntoLoad(SDValue V, SelectionDAG &DAG,
return false; return false;
// Skip one more bit_convert if necessary // Skip one more bit_convert if necessary
if (V.getOpcode() == ISD::BITCAST) if (V.getOpcode() == ISD::BITCAST) {
if (!V.hasOneUse())
return false;
V = V.getOperand(0); V = V.getOperand(0);
}
if (!ISD::isNormalLoad(V.getNode())) if (!ISD::isNormalLoad(V.getNode()))
return false; return false;

58
llvm/test/CodeGen/X86/vec_zext.ll
View File

@ -1,26 +1,6 @@
; RUN: llc < %s -march=x86-64 ; RUN: llc < %s -march=x86-64
; PR 9267 ; PR 9267
define<4 x i32> @func_16_32() {
%F = load <4 x i16>* undef
%G = zext <4 x i16> %F to <4 x i32>
%H = load <4 x i16>* undef
%Y = zext <4 x i16> %H to <4 x i32>
%T = add <4 x i32> %Y, %G
store <4 x i32>%T , <4 x i32>* undef
ret <4 x i32> %T
}
define<4 x i64> @func_16_64() {
%F = load <4 x i16>* undef
%G = zext <4 x i16> %F to <4 x i64>
%H = load <4 x i16>* undef
%Y = zext <4 x i16> %H to <4 x i64>
%T = xor <4 x i64> %Y, %G
store <4 x i64>%T , <4 x i64>* undef
ret <4 x i64> %T
}
define<4 x i64> @func_32_64() { define<4 x i64> @func_32_64() {
%F = load <4 x i32>* undef %F = load <4 x i32>* undef
%G = zext <4 x i32> %F to <4 x i64> %G = zext <4 x i32> %F to <4 x i64>
@ -29,41 +9,3 @@ define<4 x i64> @func_32_64() {
%T = or <4 x i64> %Y, %G %T = or <4 x i64> %Y, %G
ret <4 x i64> %T ret <4 x i64> %T
} }
define<4 x i16> @func_8_16() {
%F = load <4 x i8>* undef
%G = zext <4 x i8> %F to <4 x i16>
%H = load <4 x i8>* undef
%Y = zext <4 x i8> %H to <4 x i16>
%T = add <4 x i16> %Y, %G
ret <4 x i16> %T
}
define<4 x i32> @func_8_32() {
%F = load <4 x i8>* undef
%G = zext <4 x i8> %F to <4 x i32>
%H = load <4 x i8>* undef
%Y = zext <4 x i8> %H to <4 x i32>
%T = sub <4 x i32> %Y, %G
ret <4 x i32> %T
}
define<4 x i64> @func_8_64() {
%F = load <4 x i8>* undef
%G = zext <4 x i8> %F to <4 x i64>
%H = load <4 x i8>* undef
%Y = zext <4 x i8> %H to <4 x i64>
%T = add <4 x i64> %Y, %G
ret <4 x i64> %T
}
define<4 x i32> @const_16_32() {
%G = zext <4 x i16> <i16 0, i16 3, i16 8, i16 7> to <4 x i32>
ret <4 x i32> %G
}
define<4 x i64> @const_16_64() {
%G = zext <4 x i16> <i16 0, i16 3, i16 8, i16 7> to <4 x i64>
ret <4 x i64> %G
}