forked from OSchip/llvm-project
[X86] Combine LowerFP_TO_SINT and LowerFP_TO_UINT. They only differ by a single boolean flag passed to a helper function. Just check the opcode and create the flag.
llvm-svn: 289333
This commit is contained in:
parent
35289c62a8
commit
85f0e57c33
|
@ -15232,30 +15232,14 @@ SDValue X86TargetLowering::LowerTRUNCATE(SDValue Op, SelectionDAG &DAG) const {
|
|||
DAG.getIntPtrConstant(0, DL));
|
||||
}
|
||||
|
||||
SDValue X86TargetLowering::LowerFP_TO_SINT(SDValue Op,
|
||||
SDValue X86TargetLowering::LowerFP_TO_INT(SDValue Op,
|
||||
SelectionDAG &DAG) const {
|
||||
assert(!Op.getSimpleValueType().isVector());
|
||||
|
||||
bool IsSigned = Op.getOpcode() == ISD::FP_TO_SINT;
|
||||
|
||||
std::pair<SDValue,SDValue> Vals = FP_TO_INTHelper(Op, DAG,
|
||||
/*IsSigned=*/ true, /*IsReplace=*/ false);
|
||||
SDValue FIST = Vals.first, StackSlot = Vals.second;
|
||||
// If FP_TO_INTHelper failed, the node is actually supposed to be Legal.
|
||||
if (!FIST.getNode())
|
||||
return Op;
|
||||
|
||||
if (StackSlot.getNode())
|
||||
// Load the result.
|
||||
return DAG.getLoad(Op.getValueType(), SDLoc(Op), FIST, StackSlot,
|
||||
MachinePointerInfo());
|
||||
|
||||
// The node is the result.
|
||||
return FIST;
|
||||
}
|
||||
|
||||
SDValue X86TargetLowering::LowerFP_TO_UINT(SDValue Op,
|
||||
SelectionDAG &DAG) const {
|
||||
std::pair<SDValue,SDValue> Vals = FP_TO_INTHelper(Op, DAG,
|
||||
/*IsSigned=*/ false, /*IsReplace=*/ false);
|
||||
IsSigned, /*IsReplace=*/ false);
|
||||
SDValue FIST = Vals.first, StackSlot = Vals.second;
|
||||
// If FP_TO_INTHelper failed, the node is actually supposed to be Legal.
|
||||
if (!FIST.getNode())
|
||||
|
@ -22795,8 +22779,8 @@ SDValue X86TargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const {
|
|||
case ISD::ZERO_EXTEND_VECTOR_INREG:
|
||||
case ISD::SIGN_EXTEND_VECTOR_INREG:
|
||||
return LowerEXTEND_VECTOR_INREG(Op, Subtarget, DAG);
|
||||
case ISD::FP_TO_SINT: return LowerFP_TO_SINT(Op, DAG);
|
||||
case ISD::FP_TO_UINT: return LowerFP_TO_UINT(Op, DAG);
|
||||
case ISD::FP_TO_SINT:
|
||||
case ISD::FP_TO_UINT: return LowerFP_TO_INT(Op, DAG);
|
||||
case ISD::FP_EXTEND: return LowerFP_EXTEND(Op, DAG);
|
||||
case ISD::LOAD: return LowerExtendedLoad(Op, Subtarget, DAG);
|
||||
case ISD::FABS:
|
||||
|
|
|
@ -1137,8 +1137,7 @@ namespace llvm {
|
|||
SDValue LowerUINT_TO_FP_i32(SDValue Op, SelectionDAG &DAG) const;
|
||||
SDValue lowerUINT_TO_FP_vec(SDValue Op, SelectionDAG &DAG) const;
|
||||
SDValue LowerTRUNCATE(SDValue Op, SelectionDAG &DAG) const;
|
||||
SDValue LowerFP_TO_SINT(SDValue Op, SelectionDAG &DAG) const;
|
||||
SDValue LowerFP_TO_UINT(SDValue Op, SelectionDAG &DAG) const;
|
||||
SDValue LowerFP_TO_INT(SDValue Op, SelectionDAG &DAG) const;
|
||||
SDValue LowerToBT(SDValue And, ISD::CondCode CC, const SDLoc &dl,
|
||||
SelectionDAG &DAG) const;
|
||||
SDValue LowerSETCC(SDValue Op, SelectionDAG &DAG) const;
|
||||
|
|
Loading…
Reference in New Issue