forked from OSchip/llvm-project
R600: Expand vector fceil
Move fp64 fceil tests to fceil64.ll v2: rebase Signed-off-by: Jan Vesely <jan.vesely@rutgers.edu> llvm-svn: 211194
This commit is contained in:
Jan Vesely
parent
ad0cb91ed9
commit
85f0dbce5c
|
|
@ -317,6 +317,7 @@ AMDGPUTargetLowering::AMDGPUTargetLowering(TargetMachine &TM) :
|
|||
for (MVT VT : FloatVectorTypes) {
|
||||
setOperationAction(ISD::FABS, VT, Expand);
|
||||
setOperationAction(ISD::FADD, VT, Expand);
|
||||
setOperationAction(ISD::FCEIL, VT, Expand);
|
||||
setOperationAction(ISD::FCOS, VT, Expand);
|
||||
setOperationAction(ISD::FDIV, VT, Expand);
|
||||
setOperationAction(ISD::FPOW, VT, Expand);
|
||||
|
|
|
|||
|
|
@ -1,103 +1,131 @@
|
|||
; RUN: llc -march=r600 -mcpu=bonaire < %s | FileCheck -check-prefix=CI -check-prefix=FUNC %s
|
||||
; RUN: llc -march=r600 -mcpu=SI < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
||||
; RUN: llc -march=r600 -mcpu=cypress < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
|
||||
|
||||
declare double @llvm.ceil.f64(double) nounwind readnone
|
||||
declare <2 x double> @llvm.ceil.v2f64(<2 x double>) nounwind readnone
|
||||
declare <3 x double> @llvm.ceil.v3f64(<3 x double>) nounwind readnone
|
||||
declare <4 x double> @llvm.ceil.v4f64(<4 x double>) nounwind readnone
|
||||
declare <8 x double> @llvm.ceil.v8f64(<8 x double>) nounwind readnone
|
||||
declare <16 x double> @llvm.ceil.v16f64(<16 x double>) nounwind readnone
|
||||
declare float @llvm.ceil.f32(float) nounwind readnone
|
||||
declare <2 x float> @llvm.ceil.v2f32(<2 x float>) nounwind readnone
|
||||
declare <3 x float> @llvm.ceil.v3f32(<3 x float>) nounwind readnone
|
||||
declare <4 x float> @llvm.ceil.v4f32(<4 x float>) nounwind readnone
|
||||
declare <8 x float> @llvm.ceil.v8f32(<8 x float>) nounwind readnone
|
||||
declare <16 x float> @llvm.ceil.v16f32(<16 x float>) nounwind readnone
|
||||
|
||||
; FUNC-LABEL: @fceil_f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; SI: S_BFE_I32 [[SEXP:s[0-9]+]], {{s[0-9]+}}, 0xb0014
|
||||
; SI: S_ADD_I32 s{{[0-9]+}}, [[SEXP]], 0xfffffc01
|
||||
; SI: S_LSHR_B64
|
||||
; SI: S_NOT_B64
|
||||
; SI: S_AND_B64
|
||||
; SI: S_AND_B32 s{{[0-9]+}}, s{{[0-9]+}}, 0x80000000
|
||||
; SI: CMP_LT_I32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CMP_GT_I32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CMP_GT_F64
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CMP_NE_I32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: V_ADD_F64
|
||||
define void @fceil_f64(double addrspace(1)* %out, double %x) {
|
||||
%y = call double @llvm.ceil.f64(double %x) nounwind readnone
|
||||
store double %y, double addrspace(1)* %out
|
||||
; FUNC-LABEL: @fceil_f32:
|
||||
; SI: V_CEIL_F32_e32
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+\.[XYZW]]]
|
||||
; EG: CEIL {{\*? *}}[[RESULT]]
|
||||
define void @fceil_f32(float addrspace(1)* %out, float %x) {
|
||||
%y = call float @llvm.ceil.f32(float %x) nounwind readnone
|
||||
store float %y, float addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: @fceil_v2f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
define void @fceil_v2f64(<2 x double> addrspace(1)* %out, <2 x double> %x) {
|
||||
%y = call <2 x double> @llvm.ceil.v2f64(<2 x double> %x) nounwind readnone
|
||||
store <2 x double> %y, <2 x double> addrspace(1)* %out
|
||||
; FUNC-LABEL: @fceil_v2f32:
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG: CEIL {{\*? *}}[[RESULT]]
|
||||
; EG: CEIL {{\*? *}}[[RESULT]]
|
||||
define void @fceil_v2f32(<2 x float> addrspace(1)* %out, <2 x float> %x) {
|
||||
%y = call <2 x float> @llvm.ceil.v2f32(<2 x float> %x) nounwind readnone
|
||||
store <2 x float> %y, <2 x float> addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FIXME-FUNC-LABEL: @fceil_v3f64:
|
||||
; FIXME-CI: V_CEIL_F64_e32
|
||||
; FIXME-CI: V_CEIL_F64_e32
|
||||
; FIXME-CI: V_CEIL_F64_e32
|
||||
; define void @fceil_v3f64(<3 x double> addrspace(1)* %out, <3 x double> %x) {
|
||||
; %y = call <3 x double> @llvm.ceil.v3f64(<3 x double> %x) nounwind readnone
|
||||
; store <3 x double> %y, <3 x double> addrspace(1)* %out
|
||||
; ret void
|
||||
; }
|
||||
|
||||
; FUNC-LABEL: @fceil_v4f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
define void @fceil_v4f64(<4 x double> addrspace(1)* %out, <4 x double> %x) {
|
||||
%y = call <4 x double> @llvm.ceil.v4f64(<4 x double> %x) nounwind readnone
|
||||
store <4 x double> %y, <4 x double> addrspace(1)* %out
|
||||
; FUNC-LABEL: @fceil_v3f32:
|
||||
; FIXME-SI: V_CEIL_F32_e32
|
||||
; FIXME-SI: V_CEIL_F32_e32
|
||||
; FIXME-SI: V_CEIL_F32_e32
|
||||
; FIXME-EG: v3 is treated as v2 and v1, hence 2 stores
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT1:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT2:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT1]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
define void @fceil_v3f32(<3 x float> addrspace(1)* %out, <3 x float> %x) {
|
||||
%y = call <3 x float> @llvm.ceil.v3f32(<3 x float> %x) nounwind readnone
|
||||
store <3 x float> %y, <3 x float> addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: @fceil_v8f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
define void @fceil_v8f64(<8 x double> addrspace(1)* %out, <8 x double> %x) {
|
||||
%y = call <8 x double> @llvm.ceil.v8f64(<8 x double> %x) nounwind readnone
|
||||
store <8 x double> %y, <8 x double> addrspace(1)* %out
|
||||
; FUNC-LABEL: @fceil_v4f32:
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG: CEIL {{\*? *}}[[RESULT]]
|
||||
; EG: CEIL {{\*? *}}[[RESULT]]
|
||||
; EG: CEIL {{\*? *}}[[RESULT]]
|
||||
; EG: CEIL {{\*? *}}[[RESULT]]
|
||||
define void @fceil_v4f32(<4 x float> addrspace(1)* %out, <4 x float> %x) {
|
||||
%y = call <4 x float> @llvm.ceil.v4f32(<4 x float> %x) nounwind readnone
|
||||
store <4 x float> %y, <4 x float> addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: @fceil_v16f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
define void @fceil_v16f64(<16 x double> addrspace(1)* %out, <16 x double> %x) {
|
||||
%y = call <16 x double> @llvm.ceil.v16f64(<16 x double> %x) nounwind readnone
|
||||
store <16 x double> %y, <16 x double> addrspace(1)* %out
|
||||
; FUNC-LABEL: @fceil_v8f32:
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT1:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT2:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT1]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT1]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT1]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT1]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
define void @fceil_v8f32(<8 x float> addrspace(1)* %out, <8 x float> %x) {
|
||||
%y = call <8 x float> @llvm.ceil.v8f32(<8 x float> %x) nounwind readnone
|
||||
store <8 x float> %y, <8 x float> addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: @fceil_v16f32:
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; SI: V_CEIL_F32_e32
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT1:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT2:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT3:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG: MEM_RAT_CACHELESS STORE_RAW [[RESULT4:T[0-9]+]]{{\.[XYZW]}}
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT1]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT1]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT1]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT1]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT2]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT3]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT3]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT3]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT3]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT4]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT4]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT4]]
|
||||
; EG-DAG: CEIL {{\*? *}}[[RESULT4]]
|
||||
define void @fceil_v16f32(<16 x float> addrspace(1)* %out, <16 x float> %x) {
|
||||
%y = call <16 x float> @llvm.ceil.v16f32(<16 x float> %x) nounwind readnone
|
||||
store <16 x float> %y, <16 x float> addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
|
|
|||
|
|
@ -0,0 +1,103 @@
|
|||
; RUN: llc -march=r600 -mcpu=bonaire < %s | FileCheck -check-prefix=CI -check-prefix=FUNC %s
|
||||
; RUN: llc -march=r600 -mcpu=SI < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
||||
|
||||
declare double @llvm.ceil.f64(double) nounwind readnone
|
||||
declare <2 x double> @llvm.ceil.v2f64(<2 x double>) nounwind readnone
|
||||
declare <3 x double> @llvm.ceil.v3f64(<3 x double>) nounwind readnone
|
||||
declare <4 x double> @llvm.ceil.v4f64(<4 x double>) nounwind readnone
|
||||
declare <8 x double> @llvm.ceil.v8f64(<8 x double>) nounwind readnone
|
||||
declare <16 x double> @llvm.ceil.v16f64(<16 x double>) nounwind readnone
|
||||
|
||||
; FUNC-LABEL: @fceil_f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; SI: S_BFE_I32 [[SEXP:s[0-9]+]], {{s[0-9]+}}, 0xb0014
|
||||
; SI: S_ADD_I32 s{{[0-9]+}}, [[SEXP]], 0xfffffc01
|
||||
; SI: S_LSHR_B64
|
||||
; SI: S_NOT_B64
|
||||
; SI: S_AND_B64
|
||||
; SI: S_AND_B32 s{{[0-9]+}}, s{{[0-9]+}}, 0x80000000
|
||||
; SI: CMP_LT_I32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CMP_GT_I32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CMP_GT_F64
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CMP_NE_I32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: CNDMASK_B32
|
||||
; SI: V_ADD_F64
|
||||
define void @fceil_f64(double addrspace(1)* %out, double %x) {
|
||||
%y = call double @llvm.ceil.f64(double %x) nounwind readnone
|
||||
store double %y, double addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: @fceil_v2f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
define void @fceil_v2f64(<2 x double> addrspace(1)* %out, <2 x double> %x) {
|
||||
%y = call <2 x double> @llvm.ceil.v2f64(<2 x double> %x) nounwind readnone
|
||||
store <2 x double> %y, <2 x double> addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FIXME-FUNC-LABEL: @fceil_v3f64:
|
||||
; FIXME-CI: V_CEIL_F64_e32
|
||||
; FIXME-CI: V_CEIL_F64_e32
|
||||
; FIXME-CI: V_CEIL_F64_e32
|
||||
; define void @fceil_v3f64(<3 x double> addrspace(1)* %out, <3 x double> %x) {
|
||||
; %y = call <3 x double> @llvm.ceil.v3f64(<3 x double> %x) nounwind readnone
|
||||
; store <3 x double> %y, <3 x double> addrspace(1)* %out
|
||||
; ret void
|
||||
; }
|
||||
|
||||
; FUNC-LABEL: @fceil_v4f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
define void @fceil_v4f64(<4 x double> addrspace(1)* %out, <4 x double> %x) {
|
||||
%y = call <4 x double> @llvm.ceil.v4f64(<4 x double> %x) nounwind readnone
|
||||
store <4 x double> %y, <4 x double> addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: @fceil_v8f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
define void @fceil_v8f64(<8 x double> addrspace(1)* %out, <8 x double> %x) {
|
||||
%y = call <8 x double> @llvm.ceil.v8f64(<8 x double> %x) nounwind readnone
|
||||
store <8 x double> %y, <8 x double> addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: @fceil_v16f64:
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
; CI: V_CEIL_F64_e32
|
||||
define void @fceil_v16f64(<16 x double> addrspace(1)* %out, <16 x double> %x) {
|
||||
%y = call <16 x double> @llvm.ceil.v16f64(<16 x double> %x) nounwind readnone
|
||||
store <16 x double> %y, <16 x double> addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
Loading…
Reference in New Issue