maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

legalizing the ret operation on f64 shouldn't introduce a new 

i64 bit convert needlessly.

llvm-svn: 43116
This commit is contained in:
Chris Lattner 2007-10-18 06:17:07 +00:00
parent ca831a829d
commit 84f3461c49
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
llvm/lib/Target/ARM/ARMISelLowering.cpp
View File

@ -670,10 +670,12 @@ static SDOperand LowerRET(SDOperand Op, SelectionDAG &DAG) {
if (Op.getValueType() == MVT::f32) {
Op = DAG.getNode(ISD::BIT_CONVERT, MVT::i32, Op);
} else if (Op.getValueType() == MVT::f64) {
// Recursively legalize f64 -> i64.
Op = DAG.getNode(ISD::BIT_CONVERT, MVT::i64, Op);
return DAG.getNode(ISD::RET, MVT::Other, Chain, Op,
DAG.getConstant(0, MVT::i32));
// Legalize ret f64 -> ret 2 x i32. We always have fmrrd if f64 is
// available.
Op = DAG.getNode(ARMISD::FMRRD, DAG.getVTList(MVT::i32, MVT::i32), &Op,1);
SDOperand Sign = DAG.getConstant(0, MVT::i32);
return DAG.getNode(ISD::RET, MVT::Other, Chain, Op, Sign,
Op.getValue(1), Sign);
}
Copy = DAG.getCopyToReg(Chain, ARM::R0, Op, SDOperand());
if (DAG.getMachineFunction().liveout_empty())