maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

AArch64: re-enable tests that were looking for a non-existent backend. 

In the final phase of the merge, I managed to disable a bunch of Clang
tests accidentally. Fortunately none of them seem to have broken in
the interim.

llvm-svn: 211149
This commit is contained in:
Tim Northover 2014-06-18 08:37:28 +00:00
parent 23b6942634
commit 831d728f9a
32 changed files with 32 additions and 32 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
clang/test/CodeGen/aarch64-neon-2velem.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -S -O3 -o - %s | FileCheck %s
// Test new aarch64 intrinsics and types

2
clang/test/CodeGen/aarch64-neon-3v.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -S -O3 -o - %s | FileCheck %s
// Test new aarch64 intrinsics and types

2
clang/test/CodeGen/aarch64-neon-across.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-extract.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-fcvt-intrinsics.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-fma.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -S -O3 -o - %s | FileCheck %s
// Test new aarch64 intrinsics and types

2
clang/test/CodeGen/aarch64-neon-intrinsics.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-ARM64

2
clang/test/CodeGen/aarch64-neon-ldst-one.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-misc.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-perm.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-scalar-copy.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-scalar-x-indexed-elem.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -target-cpu cyclone \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-shifts.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -emit-llvm -O1 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-tbl.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGen/aarch64-neon-vcombine.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -S -O3 -o - %s | FileCheck %s
// Test new aarch64 intrinsics and types

2
clang/test/CodeGen/aarch64-neon-vget-hilo.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s --check-prefix CHECK-COMMON --check-prefix CHECK-ARM64

2
clang/test/CodeGen/aarch64-poly128.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s --check-prefix=CHECK \
// RUN: --check-prefix=CHECK-ARM64

2
clang/test/CodeGen/aarch64-poly64.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s --check-prefix=CHECK \
// RUN: --check-prefix=CHECK-ARM64

2
clang/test/CodeGen/arm64-crc32.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu \
// RUN: -O3 -S -emit-llvm -o - %s | FileCheck %s

2
clang/test/CodeGen/arm64-scalar-test.c
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-apple-ios7.0 -target-feature +neon \
// RUN: -S -O1 -o - -ffreestanding %s | FileCheck %s

2
clang/test/CodeGen/arm64_crypto.c
View File

@ -1,5 +1,5 @@
// RUN: %clang_cc1 -triple arm64-apple-ios7.0 -target-feature +neon -target-feature +crypto -ffreestanding -Os -S -o - %s | FileCheck %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
#include <arm_neon.h>

2
clang/test/CodeGen/arm64_neon_high_half.c
View File

@ -1,5 +1,5 @@
// RUN: %clang_cc1 -triple arm64-apple-ios7.0 -target-feature +neon -ffreestanding -Os -S -o - %s | FileCheck %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
#include <arm_neon.h>

2
clang/test/CodeGen/arm64_vMaxMin.c
View File

@ -1,6 +1,6 @@
// RUN: %clang_cc1 -O1 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - -emit-llvm %s | FileCheck %s
// RUN: %clang_cc1 -O1 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - %s | FileCheck -check-prefix=CHECK-CODEGEN %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// Test ARM64 SIMD max/min intrinsics
#include <arm_neon.h>

2
clang/test/CodeGen/arm64_vdupq_n_f64.c
View File

@ -1,7 +1,7 @@
// RUN: %clang_cc1 -O3 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - %s | FileCheck %s
// RUN: %clang_cc1 -O3 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - -emit-llvm %s | \
// RUN: FileCheck -check-prefix=CHECK-IR %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
/// Test vdupq_n_f64 and vmovq_nf64 ARM64 intrinsics
// <rdar://problem/11778405> ARM64: vdupq_n_f64 and vdupq_lane_f64 intrinsics

2
clang/test/CodeGen/arm64_vecCmpBr.c
View File

@ -1,5 +1,5 @@
// RUN: %clang_cc1 -O3 -triple arm64-apple-ios7 -target-feature +neon -S -ffreestanding %s -o - -target-cpu cyclone | FileCheck %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// test code generation for <rdar://problem/11487757>
#include <arm_neon.h>

2
clang/test/CodeGen/arm64_vqmov.c
View File

@ -1,5 +1,5 @@
// RUN: %clang_cc1 -O3 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - %s | FileCheck %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
/// Test vqmov[u]n_high_<su>{16,32,64) ARM64 intrinsics
#include <arm_neon.h>

2
clang/test/CodeGen/arm64_vrecps.c
View File

@ -1,5 +1,5 @@
// RUN: %clang_cc1 -O3 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - %s | FileCheck %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
/// Test vrecpss_f32, vrecpsd_f64 ARM64 intrinsics

2
clang/test/CodeGen/arm64_vsli.c
View File

@ -1,7 +1,7 @@
// RUN: %clang_cc1 -O1 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - -emit-llvm %s | FileCheck %s
// RUN: %clang_cc1 -O1 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - %s | \
// RUN: FileCheck -check-prefix=CHECK_CODEGEN %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// Test
#include <arm_neon.h>

2
clang/test/CodeGen/arm64_vsri.c
View File

@ -1,7 +1,7 @@
// RUN: %clang_cc1 -O1 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - -emit-llvm %s | FileCheck %s
// RUN: %clang_cc1 -O1 -triple arm64-apple-ios7 -target-feature +neon -ffreestanding -S -o - %s | \
// RUN: FileCheck -check-prefix=CHECK_CODEGEN %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// Test ARM64 SIMD vector shift right and insert: vsri[q]_n_*

2
clang/test/CodeGenCXX/aarch64-mangle-neon-vectors.cpp
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon %s -emit-llvm -o - | FileCheck %s
typedef unsigned char uint8_t;

2
clang/test/CodeGenCXX/aarch64-neon.cpp
View File

@ -1,4 +1,4 @@
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
// RUN: -ffp-contract=fast -S -O3 -o - %s | FileCheck %s

2
clang/test/CodeGenCXX/int64_uint64.cpp
View File

@ -3,7 +3,7 @@
// RUN: -target-cpu cortex-a8 \
// RUN: -emit-llvm -w -O1 -o - %s | FileCheck --check-prefix=CHECK-ARM %s
// REQUIRES: arm64-registered-target
// REQUIRES: aarch64-registered-target
// RUN: %clang_cc1 -triple arm64-linux-gnueabi \
// RUN: -target-feature +neon \
// RUN: -emit-llvm -w -O1 -o - %s | FileCheck --check-prefix=CHECK-AARCH64 %s