maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[Test] Add a test showing how CFG analyses are invalidated after LV 

It demonstrates that, even if LV does no actual vectorization and only
forms LCSSA, CFG analyses get dropped.
This commit is contained in:
Max Kazantsev 2020-04-20 09:37:30 +07:00
parent b78c3c89c2
commit 80cd36ed63
1 changed files with 45 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

45
llvm/test/Transforms/LoopVectorize/novect-lcssa-cfg-invalidation.ll Normal file
View File

@ -0,0 +1,45 @@
; RUN: opt -S -passes="loop-vectorize,jump-threading" -debug-pass-manager < %s 2>&1 | FileCheck %s
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
; Checks what analyses are invalidated after Loop Vectorization when no actual
; vectorization happens, and the only change LV makes is LCSSA formation.
define i32 @novect(i32* %p) {
; CHECK: Running pass: LoopVectorizePass on novect
; CHECK: Invalidating all non-preserved analyses for: novect
; CHECK: Clearing all analysis results for: <possibly invalidated loop>
; CHECK: Invalidating analysis: ScalarEvolutionAnalysis on novect
; CHECK: Invalidating analysis: BranchProbabilityAnalysis on novect
; CHECK: Invalidating analysis: BlockFrequencyAnalysis on novect
; CHECK: Invalidating analysis: DemandedBitsAnalysis on novect
; CHECK: Invalidating analysis: MemorySSAAnalysis on novect
; CHECK: Invalidating analysis: InnerAnalysisManagerProxy<llvm::AnalysisManager<llvm::Loop, llvm::LoopStandardAnalysisResults&>, llvm::Function> on novect
; CHECK: Running pass: JumpThreadingPass on novect
; CHECK: entry:
; CHECK: br label %middle
; CHECK: middle:
; CHECK: %iv = phi i32 [ 0, %entry ], [ %iv.next, %middle ]
; CHECK: %x = load volatile i32, i32* %p
; CHECK: %iv.next = add i32 %iv, 1
; CHECK: %cond = icmp slt i32 %iv, 1000
; CHECK: br i1 %cond, label %exit, label %middle
; CHECK: exit:
; CHECK: %x.lcssa = phi i32 [ %x, %middle ]
; CHECK: ret i32 %x.lcssa
entry:
br label %middle
middle:
%iv = phi i32 [0, %entry], [%iv.next, %middle]
%x = load volatile i32, i32* %p
%iv.next = add i32 %iv, 1
%cond = icmp slt i32 %iv, 1000
br i1 %cond, label %exit, label %middle
exit:
ret i32 %x
}