forked from OSchip/llvm-project
[lldb] [Process/NetBSD] Fix reading FIP/FDP registers
Fix reading FIP/FDP registers to correctly return segment and offset parts. On amd64, this roughly matches the Linux behavior of splitting the 64-bit FIP/FDP into two halves, and putting the higher 32 bits into f*seg and lower into f*off. Well, actually we use only 16 bits of higher half but the CPUs do not seem to handle more than that anyway. Differential Revision: https://reviews.llvm.org/D88681
This commit is contained in:
parent
66e493f81e
commit
80b108f404
|
@ -657,13 +657,13 @@ NativeRegisterContextNetBSD_x86_64::ReadRegister(const RegisterInfo *reg_info,
|
|||
reg_value = (uint64_t)m_fpr.fxstate.fx_opcode;
|
||||
break;
|
||||
case lldb_fiseg_x86_64:
|
||||
reg_value = (uint64_t)m_fpr.fxstate.fx_ip.fa_64;
|
||||
reg_value = (uint32_t)m_fpr.fxstate.fx_ip.fa_32.fa_seg;
|
||||
break;
|
||||
case lldb_fioff_x86_64:
|
||||
reg_value = (uint32_t)m_fpr.fxstate.fx_ip.fa_32.fa_off;
|
||||
break;
|
||||
case lldb_foseg_x86_64:
|
||||
reg_value = (uint64_t)m_fpr.fxstate.fx_dp.fa_64;
|
||||
reg_value = (uint32_t)m_fpr.fxstate.fx_dp.fa_32.fa_seg;
|
||||
break;
|
||||
case lldb_fooff_x86_64:
|
||||
reg_value = (uint32_t)m_fpr.fxstate.fx_dp.fa_32.fa_off;
|
||||
|
@ -945,13 +945,13 @@ Status NativeRegisterContextNetBSD_x86_64::WriteRegister(
|
|||
m_fpr.fxstate.fx_opcode = reg_value.GetAsUInt16();
|
||||
break;
|
||||
case lldb_fiseg_x86_64:
|
||||
m_fpr.fxstate.fx_ip.fa_64 = reg_value.GetAsUInt64();
|
||||
m_fpr.fxstate.fx_ip.fa_32.fa_seg = reg_value.GetAsUInt32();
|
||||
break;
|
||||
case lldb_fioff_x86_64:
|
||||
m_fpr.fxstate.fx_ip.fa_32.fa_off = reg_value.GetAsUInt32();
|
||||
break;
|
||||
case lldb_foseg_x86_64:
|
||||
m_fpr.fxstate.fx_dp.fa_64 = reg_value.GetAsUInt64();
|
||||
m_fpr.fxstate.fx_dp.fa_32.fa_seg = reg_value.GetAsUInt32();
|
||||
break;
|
||||
case lldb_fooff_x86_64:
|
||||
m_fpr.fxstate.fx_dp.fa_32.fa_off = reg_value.GetAsUInt32();
|
||||
|
|
Loading…
Reference in New Issue