maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

R600: Add tests for instruction predicates 

llvm-svn: 174393
This commit is contained in:
Tom Stellard 2013-02-05 17:09:13 +00:00
parent 2e5e7a5bef
commit 7d41161a2d
1 changed files with 100 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

100
llvm/test/CodeGen/R600/predicates.ll Normal file
View File

@ -0,0 +1,100 @@
; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
; These tests make sure the compiler is optimizing branches using predicates
; when it is legal to do so.
; CHECK: @simple_if
; CHECK: PRED_SET{{[EGN][ET]*}}_INT Pred,
; CHECK: LSHL T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, 0(0.000000e+00) Pred_sel
define void @simple_if(i32 addrspace(1)* %out, i32 %in) {
entry:
%0 = icmp sgt i32 %in, 0
br i1 %0, label %IF, label %ENDIF
IF:
%1 = shl i32 %in, 1
br label %ENDIF
ENDIF:
%2 = phi i32 [ %in, %entry ], [ %1, %IF ]
store i32 %2, i32 addrspace(1)* %out
ret void
}
; CHECK: @simple_if_else
; CHECK: PRED_SET{{[EGN][ET]*}}_INT Pred,
; CHECK: LSH{{[LR] T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, 0(0.000000e+00) Pred_sel
; CHECK: LSH{{[LR] T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, 0(0.000000e+00) Pred_sel
define void @simple_if_else(i32 addrspace(1)* %out, i32 %in) {
entry:
%0 = icmp sgt i32 %in, 0
br i1 %0, label %IF, label %ELSE
IF:
%1 = shl i32 %in, 1
br label %ENDIF
ELSE:
%2 = lshr i32 %in, 1
br label %ENDIF
ENDIF:
%3 = phi i32 [ %1, %IF ], [ %2, %ELSE ]
store i32 %3, i32 addrspace(1)* %out
ret void
}
; CHECK: @nested_if
; CHECK: IF_PREDICATE_SET
; CHECK: PRED_SET{{[EGN][ET]*}}_INT Pred,
; CHECK: LSHL T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, 0(0.000000e+00) Pred_sel
; CHECK: ENDIF
define void @nested_if(i32 addrspace(1)* %out, i32 %in) {
entry:
%0 = icmp sgt i32 %in, 0
br i1 %0, label %IF0, label %ENDIF
IF0:
%1 = add i32 %in, 10
%2 = icmp sgt i32 %1, 0
br i1 %2, label %IF1, label %ENDIF
IF1:
%3 = shl i32 %1, 1
br label %ENDIF
ENDIF:
%4 = phi i32 [%in, %entry], [%1, %IF0], [%3, %IF1]
store i32 %4, i32 addrspace(1)* %out
ret void
}
; CHECK: @nested_if_else
; CHECK: IF_PREDICATE_SET
; CHECK: PRED_SET{{[EGN][ET]*}}_INT Pred,
; CHECK: LSH{{[LR] T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, 0(0.000000e+00) Pred_sel
; CHECK: LSH{{[LR] T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, 0(0.000000e+00) Pred_sel
; CHECK: ENDIF
define void @nested_if_else(i32 addrspace(1)* %out, i32 %in) {
entry:
%0 = icmp sgt i32 %in, 0
br i1 %0, label %IF0, label %ENDIF
IF0:
%1 = add i32 %in, 10
%2 = icmp sgt i32 %1, 0
br i1 %2, label %IF1, label %ELSE1
IF1:
%3 = shl i32 %1, 1
br label %ENDIF
ELSE1:
%4 = lshr i32 %in, 1
br label %ENDIF
ENDIF:
%5 = phi i32 [%in, %entry], [%3, %IF1], [%4, %ELSE1]
store i32 %5, i32 addrspace(1)* %out
ret void
}