maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[RISCV] Fix test failures on non-assert builds introduced in r322494 

Thanks to Eli Friedman, who suggested the reason these tests failed on a few 
buildbots yet works fine locally is because non-assert builds don't emit value 
labels.

llvm-svn: 322514
This commit is contained in:
Alex Bradbury 2018-01-15 20:45:15 +00:00
parent 3d24630c7b
commit 78b2c686b8
2 changed files with 6 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
clang/test/CodeGen/riscv32-abi.c
View File

@ -269,8 +269,7 @@ int f_va_1(char *fmt, ...) {
// correct offsets are used.
// CHECK-LABEL: @f_va_2(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[FMT_ADDR:%.*]] = alloca i8*, align 4
// CHECK: [[FMT_ADDR:%.*]] = alloca i8*, align 4
// CHECK-NEXT: [[VA:%.*]] = alloca i8*, align 4
// CHECK-NEXT: [[V:%.*]] = alloca double, align 8
// CHECK-NEXT: store i8* [[FMT:%.*]], i8** [[FMT_ADDR]], align 4
@ -303,8 +302,7 @@ double f_va_2(char *fmt, ...) {
// Two "aligned" register pairs.
// CHECK-LABEL: @f_va_3(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[FMT_ADDR:%.*]] = alloca i8*, align 4
// CHECK: [[FMT_ADDR:%.*]] = alloca i8*, align 4
// CHECK-NEXT: [[VA:%.*]] = alloca i8*, align 4
// CHECK-NEXT: [[V:%.*]] = alloca double, align 8
// CHECK-NEXT: [[W:%.*]] = alloca i32, align 4
@ -357,8 +355,7 @@ double f_va_3(char *fmt, ...) {
}
// CHECK-LABEL: define i32 @f_va_4(i8* %fmt, ...) {{.*}} {
// CHECK-NEXT: entry:
// CHECK-NEXT: [[FMT_ADDR:%.*]] = alloca i8*, align 4
// CHECK: [[FMT_ADDR:%.*]] = alloca i8*, align 4
// CHECK-NEXT: [[VA:%.*]] = alloca i8*, align 4
// CHECK-NEXT: [[V:%.*]] = alloca i32, align 4
// CHECK-NEXT: [[LD:%.*]] = alloca fp128, align 16

9
clang/test/CodeGen/riscv64-abi.c
View File

@ -267,8 +267,7 @@ int f_va_1(char *fmt, ...) {
// correct offsets are used.
// CHECK-LABEL: @f_va_2(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[FMT_ADDR:%.*]] = alloca i8*, align 8
// CHECK: [[FMT_ADDR:%.*]] = alloca i8*, align 8
// CHECK-NEXT: [[VA:%.*]] = alloca i8*, align 8
// CHECK-NEXT: [[V:%.*]] = alloca fp128, align 16
// CHECK-NEXT: store i8* [[FMT:%.*]], i8** [[FMT_ADDR]], align 8
@ -301,8 +300,7 @@ long double f_va_2(char *fmt, ...) {
// Two "aligned" register pairs.
// CHECK-LABEL: @f_va_3(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[FMT_ADDR:%.*]] = alloca i8*, align 8
// CHECK: [[FMT_ADDR:%.*]] = alloca i8*, align 8
// CHECK-NEXT: [[VA:%.*]] = alloca i8*, align 8
// CHECK-NEXT: [[V:%.*]] = alloca fp128, align 16
// CHECK-NEXT: [[W:%.*]] = alloca i32, align 4
@ -355,8 +353,7 @@ long double f_va_3(char *fmt, ...) {
}
// CHECK-LABEL: @f_va_4(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[FMT_ADDR:%.*]] = alloca i8*, align 8
// CHECK: [[FMT_ADDR:%.*]] = alloca i8*, align 8
// CHECK-NEXT: [[VA:%.*]] = alloca i8*, align 8
// CHECK-NEXT: [[V:%.*]] = alloca i32, align 4
// CHECK-NEXT: [[TS:%.*]] = alloca [[STRUCT_TINY:%.*]], align 2