maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

don't bother making x&-1 only to simplify it in dag combine. This commonly occurs expanding i64 ops. 

llvm-svn: 46383
This commit is contained in:
Chris Lattner 2008-01-26 01:05:42 +00:00
parent 2df73ea849
commit 720d8999c7
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -1877,6 +1877,8 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
// worth handling here. // worth handling here.
if (N2C && N2C->getValue() == 0) if (N2C && N2C->getValue() == 0)
return N2; return N2;
if (N2C && N2C->isAllOnesValue()) // X & -1 -> X
return N1;
break; break;
case ISD::OR: case ISD::OR:
case ISD::XOR: case ISD::XOR: