maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Be a little more specific about what is begin generated. Only print 

command line if VERBOSE=1

llvm-svn: 8453
This commit is contained in:
Chris Lattner 2003-09-10 19:52:54 +00:00
parent 59068a0d71
commit 632cccf646
1 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
llvm/lib/Target/X86/Makefile
View File

@ -8,28 +8,28 @@ $(SourceDepend): X86GenRegisterInfo.h.inc X86GenRegisterNames.inc \
X86GenInstrInfo.inc X86GenInstrSelector.inc
X86GenRegisterNames.inc:: X86.td X86RegisterInfo.td ../Target.td $(TBLGEN)
@echo "Tblgen'ing $<"
$(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-enums -o $@
@echo "Building $< register names with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-enums -o $@
X86GenRegisterInfo.h.inc:: X86.td X86RegisterInfo.td ../Target.td $(TBLGEN)
@echo "Tblgen'ing $<"
$(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc-header -o $@
@echo "Building $< register information header with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc-header -o $@
X86GenRegisterInfo.inc:: X86.td X86RegisterInfo.td ../Target.td $(TBLGEN)
@echo "Tblgen'ing $<"
$(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc -o $@
@echo "Building $< register information implementation with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc -o $@
X86GenInstrNames.inc:: X86.td X86InstrInfo.td ../Target.td $(TBLGEN)
@echo "Tblgen'ing $<"
$(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-enums -o $@
@echo "Building $< instruction names with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-enums -o $@
X86GenInstrInfo.inc:: X86.td X86InstrInfo.td ../Target.td $(TBLGEN)
@echo "Tblgen'ing $<"
$(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-desc -o $@
@echo "Building $< instruction information with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-desc -o $@
X86GenInstrSelector.inc:: X86.td X86InstrInfo.td ../Target.td $(TBLGEN)
@echo "Tblgen'ing $<"
$(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-selector -o $@
@echo "Building $< instruction selector with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-selector -o $@
clean::
$(VERB) rm -f *.inc