maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

X86FlagsCopyLowering.cpp - try to pass DebugLoc by const-ref to avoid costly TrackingMDNodeRef copies. NFCI.

This commit is contained in:
Simon Pilgrim 2021-05-10 14:00:19 +01:00
parent 9243a584d3
commit 605f90475f
1 changed files with 26 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

52
llvm/lib/Target/X86/X86FlagsCopyLowering.cpp
View File

@ -99,35 +99,35 @@ private:
Register promoteCondToReg(MachineBasicBlock &MBB, Register promoteCondToReg(MachineBasicBlock &MBB,
MachineBasicBlock::iterator TestPos, MachineBasicBlock::iterator TestPos,
DebugLoc TestLoc, X86::CondCode Cond); const DebugLoc &TestLoc, X86::CondCode Cond);
std::pair<unsigned, bool> std::pair<unsigned, bool> getCondOrInverseInReg(
getCondOrInverseInReg(MachineBasicBlock &TestMBB, MachineBasicBlock &TestMBB, MachineBasicBlock::iterator TestPos,
MachineBasicBlock::iterator TestPos, DebugLoc TestLoc, const DebugLoc &TestLoc, X86::CondCode Cond, CondRegArray &CondRegs);
X86::CondCode Cond, CondRegArray &CondRegs);
void insertTest(MachineBasicBlock &MBB, MachineBasicBlock::iterator Pos, void insertTest(MachineBasicBlock &MBB, MachineBasicBlock::iterator Pos,
DebugLoc Loc, unsigned Reg); const DebugLoc &Loc, unsigned Reg);
void rewriteArithmetic(MachineBasicBlock &TestMBB, void rewriteArithmetic(MachineBasicBlock &TestMBB,
MachineBasicBlock::iterator TestPos, DebugLoc TestLoc, MachineBasicBlock::iterator TestPos,
MachineInstr &MI, MachineOperand &FlagUse, const DebugLoc &TestLoc, MachineInstr &MI,
CondRegArray &CondRegs); MachineOperand &FlagUse, CondRegArray &CondRegs);
void rewriteCMov(MachineBasicBlock &TestMBB, void rewriteCMov(MachineBasicBlock &TestMBB,
MachineBasicBlock::iterator TestPos, DebugLoc TestLoc, MachineBasicBlock::iterator TestPos, const DebugLoc &TestLoc,
MachineInstr &CMovI, MachineOperand &FlagUse, MachineInstr &CMovI, MachineOperand &FlagUse,
CondRegArray &CondRegs); CondRegArray &CondRegs);
void rewriteFCMov(MachineBasicBlock &TestMBB, void rewriteFCMov(MachineBasicBlock &TestMBB,
MachineBasicBlock::iterator TestPos, DebugLoc TestLoc, MachineBasicBlock::iterator TestPos,
MachineInstr &CMovI, MachineOperand &FlagUse, const DebugLoc &TestLoc, MachineInstr &CMovI,
CondRegArray &CondRegs); MachineOperand &FlagUse, CondRegArray &CondRegs);
void rewriteCondJmp(MachineBasicBlock &TestMBB, void rewriteCondJmp(MachineBasicBlock &TestMBB,
MachineBasicBlock::iterator TestPos, DebugLoc TestLoc, MachineBasicBlock::iterator TestPos,
MachineInstr &JmpI, CondRegArray &CondRegs); const DebugLoc &TestLoc, MachineInstr &JmpI,
CondRegArray &CondRegs);
void rewriteCopy(MachineInstr &MI, MachineOperand &FlagUse, void rewriteCopy(MachineInstr &MI, MachineOperand &FlagUse,
MachineInstr &CopyDefI); MachineInstr &CopyDefI);
void rewriteSetCC(MachineBasicBlock &TestMBB, void rewriteSetCC(MachineBasicBlock &TestMBB,
MachineBasicBlock::iterator TestPos, DebugLoc TestLoc, MachineBasicBlock::iterator TestPos,
MachineInstr &SetCCI, MachineOperand &FlagUse, const DebugLoc &TestLoc, MachineInstr &SetCCI,
CondRegArray &CondRegs); MachineOperand &FlagUse, CondRegArray &CondRegs);
}; };
} // end anonymous namespace } // end anonymous namespace
@ -755,7 +755,7 @@ CondRegArray X86FlagsCopyLoweringPass::collectCondsInRegs(
Register X86FlagsCopyLoweringPass::promoteCondToReg( Register X86FlagsCopyLoweringPass::promoteCondToReg(
MachineBasicBlock &TestMBB, MachineBasicBlock::iterator TestPos, MachineBasicBlock &TestMBB, MachineBasicBlock::iterator TestPos,
DebugLoc TestLoc, X86::CondCode Cond) { const DebugLoc &TestLoc, X86::CondCode Cond) {
Register Reg = MRI->createVirtualRegister(PromoteRC); Register Reg = MRI->createVirtualRegister(PromoteRC);
auto SetI = BuildMI(TestMBB, TestPos, TestLoc, auto SetI = BuildMI(TestMBB, TestPos, TestLoc,
TII->get(X86::SETCCr), Reg).addImm(Cond); TII->get(X86::SETCCr), Reg).addImm(Cond);
@ -767,7 +767,7 @@ Register X86FlagsCopyLoweringPass::promoteCondToReg(
std::pair<unsigned, bool> X86FlagsCopyLoweringPass::getCondOrInverseInReg( std::pair<unsigned, bool> X86FlagsCopyLoweringPass::getCondOrInverseInReg(
MachineBasicBlock &TestMBB, MachineBasicBlock::iterator TestPos, MachineBasicBlock &TestMBB, MachineBasicBlock::iterator TestPos,
DebugLoc TestLoc, X86::CondCode Cond, CondRegArray &CondRegs) { const DebugLoc &TestLoc, X86::CondCode Cond, CondRegArray &CondRegs) {
unsigned &CondReg = CondRegs[Cond]; unsigned &CondReg = CondRegs[Cond];
unsigned &InvCondReg = CondRegs[X86::GetOppositeBranchCondition(Cond)]; unsigned &InvCondReg = CondRegs[X86::GetOppositeBranchCondition(Cond)];
if (!CondReg && !InvCondReg) if (!CondReg && !InvCondReg)
@ -781,7 +781,7 @@ std::pair<unsigned, bool> X86FlagsCopyLoweringPass::getCondOrInverseInReg(
void X86FlagsCopyLoweringPass::insertTest(MachineBasicBlock &MBB, void X86FlagsCopyLoweringPass::insertTest(MachineBasicBlock &MBB,
MachineBasicBlock::iterator Pos, MachineBasicBlock::iterator Pos,
DebugLoc Loc, unsigned Reg) { const DebugLoc &Loc, unsigned Reg) {
auto TestI = auto TestI =
BuildMI(MBB, Pos, Loc, TII->get(X86::TEST8rr)).addReg(Reg).addReg(Reg); BuildMI(MBB, Pos, Loc, TII->get(X86::TEST8rr)).addReg(Reg).addReg(Reg);
(void)TestI; (void)TestI;
@ -791,7 +791,7 @@ void X86FlagsCopyLoweringPass::insertTest(MachineBasicBlock &MBB,
void X86FlagsCopyLoweringPass::rewriteArithmetic( void X86FlagsCopyLoweringPass::rewriteArithmetic(
MachineBasicBlock &TestMBB, MachineBasicBlock::iterator TestPos, MachineBasicBlock &TestMBB, MachineBasicBlock::iterator TestPos,
DebugLoc TestLoc, MachineInstr &MI, MachineOperand &FlagUse, const DebugLoc &TestLoc, MachineInstr &MI, MachineOperand &FlagUse,
CondRegArray &CondRegs) { CondRegArray &CondRegs) {
// Arithmetic is either reading CF or OF. Figure out which condition we need // Arithmetic is either reading CF or OF. Figure out which condition we need
// to preserve in a register. // to preserve in a register.
@ -845,7 +845,7 @@ void X86FlagsCopyLoweringPass::rewriteArithmetic(
void X86FlagsCopyLoweringPass::rewriteCMov(MachineBasicBlock &TestMBB, void X86FlagsCopyLoweringPass::rewriteCMov(MachineBasicBlock &TestMBB,
MachineBasicBlock::iterator TestPos, MachineBasicBlock::iterator TestPos,
DebugLoc TestLoc, const DebugLoc &TestLoc,
MachineInstr &CMovI, MachineInstr &CMovI,
MachineOperand &FlagUse, MachineOperand &FlagUse,
CondRegArray &CondRegs) { CondRegArray &CondRegs) {
@ -871,7 +871,7 @@ void X86FlagsCopyLoweringPass::rewriteCMov(MachineBasicBlock &TestMBB,
void X86FlagsCopyLoweringPass::rewriteFCMov(MachineBasicBlock &TestMBB, void X86FlagsCopyLoweringPass::rewriteFCMov(MachineBasicBlock &TestMBB,
MachineBasicBlock::iterator TestPos, MachineBasicBlock::iterator TestPos,
DebugLoc TestLoc, const DebugLoc &TestLoc,
MachineInstr &CMovI, MachineInstr &CMovI,
MachineOperand &FlagUse, MachineOperand &FlagUse,
CondRegArray &CondRegs) { CondRegArray &CondRegs) {
@ -916,7 +916,7 @@ void X86FlagsCopyLoweringPass::rewriteFCMov(MachineBasicBlock &TestMBB,
void X86FlagsCopyLoweringPass::rewriteCondJmp( void X86FlagsCopyLoweringPass::rewriteCondJmp(
MachineBasicBlock &TestMBB, MachineBasicBlock::iterator TestPos, MachineBasicBlock &TestMBB, MachineBasicBlock::iterator TestPos,
DebugLoc TestLoc, MachineInstr &JmpI, CondRegArray &CondRegs) { const DebugLoc &TestLoc, MachineInstr &JmpI, CondRegArray &CondRegs) {
// First get the register containing this specific condition. // First get the register containing this specific condition.
X86::CondCode Cond = X86::getCondFromBranch(JmpI); X86::CondCode Cond = X86::getCondFromBranch(JmpI);
unsigned CondReg; unsigned CondReg;
@ -947,7 +947,7 @@ void X86FlagsCopyLoweringPass::rewriteCopy(MachineInstr &MI,
void X86FlagsCopyLoweringPass::rewriteSetCC(MachineBasicBlock &TestMBB, void X86FlagsCopyLoweringPass::rewriteSetCC(MachineBasicBlock &TestMBB,
MachineBasicBlock::iterator TestPos, MachineBasicBlock::iterator TestPos,
DebugLoc TestLoc, const DebugLoc &TestLoc,
MachineInstr &SetCCI, MachineInstr &SetCCI,
MachineOperand &FlagUse, MachineOperand &FlagUse,
CondRegArray &CondRegs) { CondRegArray &CondRegs) {