maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Arrange to have a TargetMachine available in X86InstrInfo::print 

llvm-svn: 4734
This commit is contained in:
Chris Lattner 2002-11-17 23:20:37 +00:00
parent 7d413cdb2b
commit 5fd53046b0
2 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
llvm/lib/Target/X86/Printer.cpp
View File

@ -41,7 +41,7 @@ bool Printer::runOnFunction (Function & F)
MachineFunction & MF = MachineFunction::get (&F); MachineFunction & MF = MachineFunction::get (&F);
const MachineInstrInfo & MII = TM.getInstrInfo (); const MachineInstrInfo & MII = TM.getInstrInfo ();
O << "# x86 printing only sorta implemented so far!\n"; O << "; x86 printing only sorta implemented so far!\n";
// Print out labels for the function. // Print out labels for the function.
O << "\t.globl\t" << F.getName () << "\n"; O << "\t.globl\t" << F.getName () << "\n";
@ -59,7 +59,7 @@ bool Printer::runOnFunction (Function & F)
{ {
// Print the assembly for the instruction. // Print the assembly for the instruction.
O << "\t"; O << "\t";
MII.print(*i_i, O); MII.print(*i_i, O, TM);
} }
} }
@ -69,7 +69,8 @@ bool Printer::runOnFunction (Function & F)
// print - Print out an x86 instruction in intel syntax // print - Print out an x86 instruction in intel syntax
void X86InstrInfo::print(const MachineInstr *MI, std::ostream &O) const { void X86InstrInfo::print(const MachineInstr *MI, std::ostream &O,
const TargetMachine &TM) const {
// FIXME: This sucks. // FIXME: This sucks.
O << getName(MI->getOpCode()) << "\n"; O << getName(MI->getOpCode()) << "\n";
} }

3
llvm/lib/Target/X86/X86InstrInfo.h
View File

@ -32,7 +32,8 @@ public:
/// print - Print out an x86 instruction in intel syntax /// print - Print out an x86 instruction in intel syntax
/// ///
virtual void print(const MachineInstr *MI, std::ostream &O) const; virtual void print(const MachineInstr *MI, std::ostream &O,
const TargetMachine &TM) const;
//===--------------------------------------------------------------------===// //===--------------------------------------------------------------------===//