forked from OSchip/llvm-project
parent
6cd144e676
commit
5d72e6cb69
|
@ -28,10 +28,12 @@ class SSARegMap {
|
||||||
return RegClassMap[actualReg];
|
return RegClassMap[actualReg];
|
||||||
}
|
}
|
||||||
|
|
||||||
void addRegMap(unsigned Reg, const TargetRegisterClass* RegClass) {
|
/// createVirtualRegister - Create and return a new virtual register in the
|
||||||
assert(rescale(Reg) == RegClassMap.size() &&
|
/// function with the specified register class.
|
||||||
"Register mapping not added in sequential order!");
|
///
|
||||||
|
unsigned createVirtualRegister(const TargetRegisterClass *RegClass) {
|
||||||
RegClassMap.push_back(RegClass);
|
RegClassMap.push_back(RegClass);
|
||||||
|
return RegClassMap.size()+MRegisterInfo::FirstVirtualRegister-1;
|
||||||
}
|
}
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue