maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Update comments. 

llvm-svn: 69919
This commit is contained in:
Evan Cheng 2009-04-23 20:39:31 +00:00
parent 967b04d9bc
commit 5bbb78dc3e
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/CodeGen/SimpleRegisterCoalescing.cpp
View File

@ -1305,7 +1305,7 @@ bool SimpleRegisterCoalescing::JoinCopy(CopyRec &TheCopy, bool &Again) {
// FIXME: can we handle this? // FIXME: can we handle this?
return false; return false;
// This is not an insert_subreg but it looks like one. // This is not an insert_subreg but it looks like one.
// e.g. %reg1024:3 = MOV32rr %EAX // e.g. %reg1024:4 = MOV32rr %EAX
isInsSubReg = true; isInsSubReg = true;
if (SrcIsPhys) { if (SrcIsPhys) {
if (!CanJoinInsertSubRegToPhysReg(DstReg, SrcReg, SubIdx, RealSrcReg)) if (!CanJoinInsertSubRegToPhysReg(DstReg, SrcReg, SubIdx, RealSrcReg))
@ -1316,7 +1316,7 @@ bool SimpleRegisterCoalescing::JoinCopy(CopyRec &TheCopy, bool &Again) {
SubIdx = SrcMO->getSubReg(); SubIdx = SrcMO->getSubReg();
if (SubIdx) { if (SubIdx) {
// This is not a extract_subreg but it looks like one. // This is not a extract_subreg but it looks like one.
// e.g. %cl = MOV16rr %reg1024:2 // e.g. %cl = MOV16rr %reg1024:1
isExtSubReg = true; isExtSubReg = true;
if (DstIsPhys) { if (DstIsPhys) {
if (!CanJoinExtractSubRegToPhysReg(DstReg, SrcReg, SubIdx,RealDstReg)) if (!CanJoinExtractSubRegToPhysReg(DstReg, SrcReg, SubIdx,RealDstReg))