forked from OSchip/llvm-project
[RISCV] Remove check and update test file in D121183
Differential Revision: https://reviews.llvm.org/D122290
This commit is contained in:
parent
227496dc09
commit
5800fb41a6
|
@ -80,16 +80,7 @@ static MCSubtargetInfo *createRISCVMCSubtargetInfo(const Triple &TT,
|
|||
if (CPU.empty() || CPU == "generic")
|
||||
CPU = TT.isArch64Bit() ? "generic-rv64" : "generic-rv32";
|
||||
|
||||
MCSubtargetInfo *STI =
|
||||
createRISCVMCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, FS);
|
||||
|
||||
// Check if Feature string is valid
|
||||
auto ISAInfo =
|
||||
RISCVFeatures::parseFeatureBits(TT.isArch64Bit(), STI->getFeatureBits());
|
||||
if (!ISAInfo)
|
||||
report_fatal_error(ISAInfo.takeError());
|
||||
else
|
||||
return STI;
|
||||
return createRISCVMCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, FS);
|
||||
}
|
||||
|
||||
static MCInstPrinter *createRISCVMCInstPrinter(const Triple &T,
|
||||
|
|
|
@ -2,4 +2,4 @@
|
|||
; RUN: not --crash llc -mtriple=riscv64 -mattr=+e < %s 2>&1 \
|
||||
; RUN: | FileCheck -check-prefix=RV64E %s
|
||||
|
||||
; RV64E: LLVM ERROR: standard user-level extension 'e' requires 'rv32'
|
||||
; RV64E: LLVM ERROR: RV32E can't be enabled for an RV64 target
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
# RUN: not --crash llvm-mc -triple riscv64 -mattr=+e < %s 2>&1 \
|
||||
# RUN: | FileCheck %s -check-prefix=RV64E
|
||||
|
||||
# RV64E: LLVM ERROR: standard user-level extension 'e' requires 'rv32'
|
||||
# RV64E: LLVM ERROR: RV32E can't be enabled for an RV64 target
|
||||
|
|
Loading…
Reference in New Issue