maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[InstCombine] remove unnecessary instructions from test; NFC

This commit is contained in:
Sanjay Patel 2021-09-08 09:33:30 -04:00
parent d40108e0af
commit 5639946d89
1 changed files with 11 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
llvm/test/Transforms/InstCombine/zext.ll
View File

@ -413,25 +413,21 @@ define i32 @masked_bit_wrong_pred(i32 %x, i32 %y) {
; Assert that zext(or(masked_bit_test, icmp)) can be correctly transformed to
; or(shifted_masked_bit, zext(icmp))
define void @zext_or_masked_bit_test(i32 %a, i32 %b, i32* %p) {
; CHECK-LABEL: @zext_or_masked_bit_test
; CHECK-NEXT: [[LD:%.*]] = load i32, i32* %p, align 4
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[LD]], %b
; CHECK-NEXT: [[SHR:%.*]] = lshr i32 %a, %b
; CHECK-NEXT: [[AND:%.*]] = and i32 [[SHR]], 1
; CHECK-NEXT: [[EXT:%.*]] = zext i1 [[CMP]] to i32
; CHECK-NEXT: [[OR:%.*]] = or i32 [[AND]], [[EXT]]
; CHECK-NEXT: store i32 [[OR]], i32* %p, align 4
; CHECK-NEXT: ret void
define i32 @zext_or_masked_bit_test(i32 %a, i32 %b, i32 %x) {
; CHECK-LABEL: @zext_or_masked_bit_test(
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[X:%.*]], [[B:%.*]]
; CHECK-NEXT: [[TMP1:%.*]] = lshr i32 [[A:%.*]], [[B]]
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], 1
; CHECK-NEXT: [[CMP2:%.*]] = zext i1 [[CMP]] to i32
; CHECK-NEXT: [[Z3:%.*]] = or i32 [[TMP2]], [[CMP2]]
; CHECK-NEXT: ret i32 [[Z3]]
;
%ld = load i32, i32* %p, align 4
%shl = shl i32 1, %b
%and = and i32 %shl, %a
%tobool = icmp ne i32 %and, 0
%cmp = icmp eq i32 %ld, %b
%cmp = icmp eq i32 %x, %b
%or = or i1 %tobool, %cmp
%conv = zext i1 %or to i32
store i32 %conv, i32* %p, align 4
ret void
%z = zext i1 %or to i32
ret i32 %z
}