forked from OSchip/llvm-project
Fix -Wsign-compare warnings on Windows
These arise because enums are 'int' by default. llvm-svn: 321887
This commit is contained in:
parent
4c975578b4
commit
5619669a5a
|
@ -125,7 +125,7 @@ enum LocationAtom {
|
|||
DW_OP_LLVM_fragment = 0x1000 ///< Only used in LLVM metadata.
|
||||
};
|
||||
|
||||
enum TypeKind {
|
||||
enum TypeKind : uint8_t {
|
||||
#define HANDLE_DW_ATE(ID, NAME, VERSION, VENDOR) DW_ATE_##NAME = ID,
|
||||
#include "llvm/BinaryFormat/Dwarf.def"
|
||||
DW_ATE_lo_user = 0x80,
|
||||
|
|
|
@ -76,7 +76,7 @@ public:
|
|||
|
||||
// Pinned metadata names, which always have the same value. This is a
|
||||
// compile-time performance optimization, not a correctness optimization.
|
||||
enum {
|
||||
enum : unsigned {
|
||||
MD_dbg = 0, // "dbg"
|
||||
MD_tbaa = 1, // "tbaa"
|
||||
MD_prof = 2, // "prof"
|
||||
|
@ -108,7 +108,7 @@ public:
|
|||
/// operand bundle tags that LLVM has special knowledge of are listed here.
|
||||
/// Additionally, this scheme allows LLVM to efficiently check for specific
|
||||
/// operand bundle tags without comparing strings.
|
||||
enum {
|
||||
enum : unsigned {
|
||||
OB_deopt = 0, // "deopt"
|
||||
OB_funclet = 1, // "funclet"
|
||||
OB_gc_transition = 2, // "gc-transition"
|
||||
|
|
|
@ -277,7 +277,7 @@ int AArch64TTIImpl::getCastInstrCost(unsigned Opcode, Type *Dst, Type *Src,
|
|||
// same as the second operand. In this case, we will generate a "long"
|
||||
// version of the widening instruction.
|
||||
if (auto *Cast = dyn_cast<CastInst>(SingleUser->getOperand(1)))
|
||||
if (I->getOpcode() == Cast->getOpcode() &&
|
||||
if (I->getOpcode() == unsigned(Cast->getOpcode()) &&
|
||||
cast<CastInst>(I)->getSrcTy() == Cast->getSrcTy())
|
||||
return 0;
|
||||
}
|
||||
|
|
|
@ -6250,7 +6250,8 @@ bool ARMAsmParser::validateInstruction(MCInst &Inst,
|
|||
// The instruction must be predicable.
|
||||
if (!MCID.isPredicable())
|
||||
return Error(Loc, "instructions in IT block must be predicable");
|
||||
unsigned Cond = Inst.getOperand(MCID.findFirstPredOperandIdx()).getImm();
|
||||
ARMCC::CondCodes Cond = ARMCC::CondCodes(
|
||||
Inst.getOperand(MCID.findFirstPredOperandIdx()).getImm());
|
||||
if (Cond != currentITCond()) {
|
||||
// Find the condition code Operand to get its SMLoc information.
|
||||
SMLoc CondLoc;
|
||||
|
@ -6258,9 +6259,9 @@ bool ARMAsmParser::validateInstruction(MCInst &Inst,
|
|||
if (static_cast<ARMOperand &>(*Operands[I]).isCondCode())
|
||||
CondLoc = Operands[I]->getStartLoc();
|
||||
return Error(CondLoc, "incorrect condition in IT block; got '" +
|
||||
StringRef(ARMCondCodeToString(ARMCC::CondCodes(Cond))) +
|
||||
"', but expected '" +
|
||||
ARMCondCodeToString(ARMCC::CondCodes(currentITCond())) + "'");
|
||||
StringRef(ARMCondCodeToString(Cond)) +
|
||||
"', but expected '" +
|
||||
ARMCondCodeToString(currentITCond()) + "'");
|
||||
}
|
||||
// Check for non-'al' condition codes outside of the IT block.
|
||||
} else if (isThumbTwo() && MCID.isPredicable() &&
|
||||
|
|
Loading…
Reference in New Issue