forked from OSchip/llvm-project
Start using tablegenerated instruction descriptions
llvm-svn: 7538
This commit is contained in:
parent
59a4a91703
commit
553f6c1e1d
|
@ -2,20 +2,26 @@ LEVEL = ../../..
|
|||
LIBRARYNAME = x86
|
||||
include $(LEVEL)/Makefile.common
|
||||
|
||||
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
$(SourceDepend): X86GenRegisterInfo.h.inc X86GenRegisterNames.inc X86GenRegisterInfo.inc
|
||||
$(SourceDepend): X86GenRegisterInfo.h.inc X86GenRegisterNames.inc \
|
||||
X86GenRegisterInfo.inc X86GenInstrNames.inc \
|
||||
X86GenInstrInfo.inc
|
||||
|
||||
X86GenRegisterNames.inc: $(wildcard *.td) $(TBLGEN)
|
||||
X86GenRegisterNames.inc: X86.td X86RegisterInfo.td $(TBLGEN)
|
||||
$(TBLGEN) X86.td -gen-register-enums -o $@
|
||||
|
||||
X86GenRegisterInfo.h.inc: $(wildcard *.td) $(TBLGEN)
|
||||
X86GenRegisterInfo.h.inc: X86.td X86RegisterInfo.td $(TBLGEN)
|
||||
$(TBLGEN) X86.td -gen-register-desc-header -o $@
|
||||
|
||||
X86GenRegisterInfo.inc: $(wildcard *.td) $(TBLGEN)
|
||||
X86GenRegisterInfo.inc: X86.td X86RegisterInfo.td $(TBLGEN)
|
||||
$(TBLGEN) X86.td -gen-register-desc -o $@
|
||||
|
||||
X86GenInstrNames.inc: X86.td X86InstrInfo.td $(TBLGEN)
|
||||
$(TBLGEN) X86.td -gen-instr-enums -o $@
|
||||
|
||||
X86GenInstrInfo.inc: X86.td X86InstrInfo.td $(TBLGEN)
|
||||
$(TBLGEN) X86.td -gen-instr-desc -o $@
|
||||
|
||||
clean::
|
||||
$(VERB) rm -f *.inc
|
||||
|
||||
|
|
Loading…
Reference in New Issue