forked from OSchip/llvm-project
[WebAssembly] Expand more SIMD float ops
Summary: These were previously causing ISel failures. Reviewers: aheejin Subscribers: dschuff, sbc100, jgravelle-google, hiraditya, sunfish, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D62354 llvm-svn: 361577
This commit is contained in:
parent
8869a98e82
commit
55229f6b10
|
@ -182,7 +182,8 @@ WebAssemblyTargetLowering::WebAssemblyTargetLowering(
|
||||||
|
|
||||||
// Expand float operations supported for scalars but not SIMD
|
// Expand float operations supported for scalars but not SIMD
|
||||||
for (auto Op : {ISD::FCEIL, ISD::FFLOOR, ISD::FTRUNC, ISD::FNEARBYINT,
|
for (auto Op : {ISD::FCEIL, ISD::FFLOOR, ISD::FTRUNC, ISD::FNEARBYINT,
|
||||||
ISD::FCOPYSIGN}) {
|
ISD::FCOPYSIGN, ISD::FLOG, ISD::FLOG2, ISD::FLOG10,
|
||||||
|
ISD::FEXP, ISD::FEXP2, ISD::FRINT}) {
|
||||||
setOperationAction(Op, MVT::v4f32, Expand);
|
setOperationAction(Op, MVT::v4f32, Expand);
|
||||||
if (Subtarget->hasUnimplementedSIMD128())
|
if (Subtarget->hasUnimplementedSIMD128())
|
||||||
setOperationAction(Op, MVT::v2f64, Expand);
|
setOperationAction(Op, MVT::v2f64, Expand);
|
||||||
|
|
|
@ -13,6 +13,11 @@ declare fp128 @llvm.pow.f128(fp128, fp128)
|
||||||
|
|
||||||
declare double @llvm.cos.f64(double)
|
declare double @llvm.cos.f64(double)
|
||||||
declare double @llvm.log10.f64(double)
|
declare double @llvm.log10.f64(double)
|
||||||
|
declare double @llvm.pow.f64(double, double)
|
||||||
|
declare double @llvm.log.f64(double)
|
||||||
|
declare double @llvm.exp.f64(double)
|
||||||
|
declare i32 @llvm.lround(double)
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
; CHECK-LABEL: fp128libcalls:
|
; CHECK-LABEL: fp128libcalls:
|
||||||
|
@ -51,12 +56,20 @@ define i128 @i128libcalls(i128 %x, i128 %y) {
|
||||||
}
|
}
|
||||||
|
|
||||||
; CHECK-LABEL: f64libcalls:
|
; CHECK-LABEL: f64libcalls:
|
||||||
define double @f64libcalls(double %x, double %y) {
|
define i32 @f64libcalls(double %x, double %y) {
|
||||||
; CHECK: f64.call $push{{[0-9]}}=, cos
|
; CHECK: f64.call $push{{[0-9]}}=, cos
|
||||||
%a = call double @llvm.cos.f64(double %x)
|
%a = call double @llvm.cos.f64(double %x)
|
||||||
; CHECK: f64.call $push{{[0-9]}}=, log10
|
; CHECK: f64.call $push{{[0-9]}}=, log10
|
||||||
%b = call double @llvm.log10.f64(double %a)
|
%b = call double @llvm.log10.f64(double %a)
|
||||||
ret double %b
|
; CHECK: f64.call $push{{[0-9]}}=, pow
|
||||||
|
%c = call double @llvm.pow.f64(double %b, double %y)
|
||||||
|
; CHECK: f64.call $push{{[0-9]}}=, log
|
||||||
|
%d = call double @llvm.log.f64(double %c)
|
||||||
|
; CHECK: f64.call $push{{[0-9]}}=, exp
|
||||||
|
%e = call double @llvm.exp.f64(double %d)
|
||||||
|
; CHECK: i32.call $push{{[0-9]}}=, lround
|
||||||
|
%f = call i32 @llvm.lround(double %e)
|
||||||
|
ret i32 %f
|
||||||
}
|
}
|
||||||
|
|
||||||
; fcmp ord and unord (RTLIB::O_F32 / RTLIB::UO_F32 etc) are a special case (see
|
; fcmp ord and unord (RTLIB::O_F32 / RTLIB::UO_F32 etc) are a special case (see
|
||||||
|
|
|
@ -1,7 +1,7 @@
|
||||||
; RUN: llc < %s -asm-verbose=false -verify-machineinstrs -disable-wasm-fallthrough-return-opt -wasm-disable-explicit-locals -wasm-keep-registers -mattr=+unimplemented-simd128 | FileCheck %s
|
; RUN: llc < %s -asm-verbose=false -verify-machineinstrs -disable-wasm-fallthrough-return-opt -wasm-disable-explicit-locals -wasm-keep-registers -mattr=+unimplemented-simd128 | FileCheck %s
|
||||||
|
|
||||||
; Test that operations that are supported by MVP but not SIMD are
|
; Test that operations that are not supported by SIMD are properly
|
||||||
; properly unrolled.
|
; unrolled.
|
||||||
|
|
||||||
target datalayout = "e-m:e-p:32:32-i64:64-n32:64-S128"
|
target datalayout = "e-m:e-p:32:32-i64:64-n32:64-S128"
|
||||||
target triple = "wasm32-unknown-unknown"
|
target triple = "wasm32-unknown-unknown"
|
||||||
|
@ -405,6 +405,94 @@ define <4 x float> @copysign_v4f32(<4 x float> %x, <4 x float> %y) {
|
||||||
ret <4 x float> %v
|
ret <4 x float> %v
|
||||||
}
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: sin_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, sinf
|
||||||
|
declare <4 x float> @llvm.sin.v4f32(<4 x float>)
|
||||||
|
define <4 x float> @sin_v4f32(<4 x float> %x) {
|
||||||
|
%v = call <4 x float> @llvm.sin.v4f32(<4 x float> %x)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: cos_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, cosf
|
||||||
|
declare <4 x float> @llvm.cos.v4f32(<4 x float>)
|
||||||
|
define <4 x float> @cos_v4f32(<4 x float> %x) {
|
||||||
|
%v = call <4 x float> @llvm.cos.v4f32(<4 x float> %x)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: powi_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, __powisf2
|
||||||
|
declare <4 x float> @llvm.powi.v4f32(<4 x float>, i32)
|
||||||
|
define <4 x float> @powi_v4f32(<4 x float> %x, i32 %y) {
|
||||||
|
%v = call <4 x float> @llvm.powi.v4f32(<4 x float> %x, i32 %y)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: pow_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, powf
|
||||||
|
declare <4 x float> @llvm.pow.v4f32(<4 x float>, <4 x float>)
|
||||||
|
define <4 x float> @pow_v4f32(<4 x float> %x, <4 x float> %y) {
|
||||||
|
%v = call <4 x float> @llvm.pow.v4f32(<4 x float> %x, <4 x float> %y)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: log_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, logf
|
||||||
|
declare <4 x float> @llvm.log.v4f32(<4 x float>)
|
||||||
|
define <4 x float> @log_v4f32(<4 x float> %x) {
|
||||||
|
%v = call <4 x float> @llvm.log.v4f32(<4 x float> %x)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: log2_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, log2f
|
||||||
|
declare <4 x float> @llvm.log2.v4f32(<4 x float>)
|
||||||
|
define <4 x float> @log2_v4f32(<4 x float> %x) {
|
||||||
|
%v = call <4 x float> @llvm.log2.v4f32(<4 x float> %x)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: log10_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, log10f
|
||||||
|
declare <4 x float> @llvm.log10.v4f32(<4 x float>)
|
||||||
|
define <4 x float> @log10_v4f32(<4 x float> %x) {
|
||||||
|
%v = call <4 x float> @llvm.log10.v4f32(<4 x float> %x)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: exp_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, expf
|
||||||
|
declare <4 x float> @llvm.exp.v4f32(<4 x float>)
|
||||||
|
define <4 x float> @exp_v4f32(<4 x float> %x) {
|
||||||
|
%v = call <4 x float> @llvm.exp.v4f32(<4 x float> %x)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: exp2_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, exp2f
|
||||||
|
declare <4 x float> @llvm.exp2.v4f32(<4 x float>)
|
||||||
|
define <4 x float> @exp2_v4f32(<4 x float> %x) {
|
||||||
|
%v = call <4 x float> @llvm.exp2.v4f32(<4 x float> %x)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: rint_v4f32:
|
||||||
|
; CHECK: f32.nearest
|
||||||
|
declare <4 x float> @llvm.rint.v4f32(<4 x float>)
|
||||||
|
define <4 x float> @rint_v4f32(<4 x float> %x) {
|
||||||
|
%v = call <4 x float> @llvm.rint.v4f32(<4 x float> %x)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: round_v4f32:
|
||||||
|
; CHECK: f32.call $push[[L:[0-9]+]]=, roundf
|
||||||
|
declare <4 x float> @llvm.round.v4f32(<4 x float>)
|
||||||
|
define <4 x float> @round_v4f32(<4 x float> %x) {
|
||||||
|
%v = call <4 x float> @llvm.round.v4f32(<4 x float> %x)
|
||||||
|
ret <4 x float> %v
|
||||||
|
}
|
||||||
|
|
||||||
; ==============================================================================
|
; ==============================================================================
|
||||||
; 2 x f64
|
; 2 x f64
|
||||||
; ==============================================================================
|
; ==============================================================================
|
||||||
|
@ -448,3 +536,91 @@ define <2 x double> @copysign_v2f64(<2 x double> %x, <2 x double> %y) {
|
||||||
%v = call <2 x double> @llvm.copysign.v2f64(<2 x double> %x, <2 x double> %y)
|
%v = call <2 x double> @llvm.copysign.v2f64(<2 x double> %x, <2 x double> %y)
|
||||||
ret <2 x double> %v
|
ret <2 x double> %v
|
||||||
}
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: sin_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, sin
|
||||||
|
declare <2 x double> @llvm.sin.v2f64(<2 x double>)
|
||||||
|
define <2 x double> @sin_v2f64(<2 x double> %x) {
|
||||||
|
%v = call <2 x double> @llvm.sin.v2f64(<2 x double> %x)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: cos_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, cos
|
||||||
|
declare <2 x double> @llvm.cos.v2f64(<2 x double>)
|
||||||
|
define <2 x double> @cos_v2f64(<2 x double> %x) {
|
||||||
|
%v = call <2 x double> @llvm.cos.v2f64(<2 x double> %x)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: powi_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, __powidf2
|
||||||
|
declare <2 x double> @llvm.powi.v2f64(<2 x double>, i32)
|
||||||
|
define <2 x double> @powi_v2f64(<2 x double> %x, i32 %y) {
|
||||||
|
%v = call <2 x double> @llvm.powi.v2f64(<2 x double> %x, i32 %y)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: pow_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, pow
|
||||||
|
declare <2 x double> @llvm.pow.v2f64(<2 x double>, <2 x double>)
|
||||||
|
define <2 x double> @pow_v2f64(<2 x double> %x, <2 x double> %y) {
|
||||||
|
%v = call <2 x double> @llvm.pow.v2f64(<2 x double> %x, <2 x double> %y)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: log_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, log
|
||||||
|
declare <2 x double> @llvm.log.v2f64(<2 x double>)
|
||||||
|
define <2 x double> @log_v2f64(<2 x double> %x) {
|
||||||
|
%v = call <2 x double> @llvm.log.v2f64(<2 x double> %x)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: log2_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, log2
|
||||||
|
declare <2 x double> @llvm.log2.v2f64(<2 x double>)
|
||||||
|
define <2 x double> @log2_v2f64(<2 x double> %x) {
|
||||||
|
%v = call <2 x double> @llvm.log2.v2f64(<2 x double> %x)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: log10_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, log10
|
||||||
|
declare <2 x double> @llvm.log10.v2f64(<2 x double>)
|
||||||
|
define <2 x double> @log10_v2f64(<2 x double> %x) {
|
||||||
|
%v = call <2 x double> @llvm.log10.v2f64(<2 x double> %x)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: exp_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, exp
|
||||||
|
declare <2 x double> @llvm.exp.v2f64(<2 x double>)
|
||||||
|
define <2 x double> @exp_v2f64(<2 x double> %x) {
|
||||||
|
%v = call <2 x double> @llvm.exp.v2f64(<2 x double> %x)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: exp2_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, exp2
|
||||||
|
declare <2 x double> @llvm.exp2.v2f64(<2 x double>)
|
||||||
|
define <2 x double> @exp2_v2f64(<2 x double> %x) {
|
||||||
|
%v = call <2 x double> @llvm.exp2.v2f64(<2 x double> %x)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: rint_v2f64:
|
||||||
|
; CHECK: f64.nearest
|
||||||
|
declare <2 x double> @llvm.rint.v2f64(<2 x double>)
|
||||||
|
define <2 x double> @rint_v2f64(<2 x double> %x) {
|
||||||
|
%v = call <2 x double> @llvm.rint.v2f64(<2 x double> %x)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: round_v2f64:
|
||||||
|
; CHECK: f64.call $push[[L:[0-9]+]]=, round
|
||||||
|
declare <2 x double> @llvm.round.v2f64(<2 x double>)
|
||||||
|
define <2 x double> @round_v2f64(<2 x double> %x) {
|
||||||
|
%v = call <2 x double> @llvm.round.v2f64(<2 x double> %x)
|
||||||
|
ret <2 x double> %v
|
||||||
|
}
|
||||||
|
|
Loading…
Reference in New Issue