maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[ARM64] Simplify if condition. 

v2f32 and v4f32 were missed out of these conditions, so this is also
a bugfix.

llvm-svn: 207628
This commit is contained in:
James Molloy 2014-04-30 10:15:50 +00:00
parent b5efbcfbe5
commit 54f3485dba
1 changed files with 2 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
llvm/lib/Target/ARM64/ARM64ISelLowering.cpp
View File

@ -1678,13 +1678,9 @@ SDValue ARM64TargetLowering::LowerFormalArguments(
RC = &ARM64::GPR64RegClass;
else if (RegVT == MVT::f32)
RC = &ARM64::FPR32RegClass;
else if (RegVT == MVT::f64 || RegVT == MVT::v1i64 ||
RegVT == MVT::v1f64 || RegVT == MVT::v2i32 ||
RegVT == MVT::v4i16 || RegVT == MVT::v8i8)
else if (RegVT == MVT::f64 || RegVT.is64BitVector())
RC = &ARM64::FPR64RegClass;
else if (RegVT == MVT::f128 ||RegVT == MVT::v2i64 ||
RegVT == MVT::v4i32||RegVT == MVT::v8i16 ||
RegVT == MVT::v16i8)
else if (RegVT == MVT::f128 || RegVT.is128BitVector())
RC = &ARM64::FPR128RegClass;
else
llvm_unreachable("RegVT not supported by FORMAL_ARGUMENTS Lowering");