forked from OSchip/llvm-project
AMDGPU: Fix using unencodable instructions in tests
There are a number of MIR tests using instructions on subtargets where they don't really exist. These are some of the easy cases that don't require splitting up test functions.
This commit is contained in:
Matt Arsenault
parent
fe0d5121fa
commit
54a8a8d509
|
|
@ -1,5 +1,5 @@
|
|||
; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
||||
; RUN: llc -march=amdgcn -verify-machineinstrs -stop-after=amdgpu-isel -o - %s | FileCheck -check-prefix=GCN %s
|
||||
; RUN: llc -march=amdgcn -mcpu=gfx908 -verify-machineinstrs -stop-after=amdgpu-isel -o - %s | FileCheck -check-prefix=GCN %s
|
||||
|
||||
define amdgpu_cs void @mmo_offsets0(<4 x i32> addrspace(6)* inreg noalias dereferenceable(18446744073709551615) %arg0, i32 %arg1) {
|
||||
; GCN-LABEL: name: mmo_offsets0
|
||||
|
|
|
|||
|
|
@ -1,4 +1,4 @@
|
|||
# RUN: llc -march=amdgcn -verify-machineinstrs -run-pass si-fold-operands %s -o - | FileCheck -check-prefix=GCN %s
|
||||
# RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass si-fold-operands %s -o - | FileCheck -check-prefix=GCN %s
|
||||
|
||||
# GCN-LABEL: name: test_part_fold{{$}}
|
||||
# GCN: %2:sreg_32 = S_ADD_I32 70, %1
|
||||
|
|
|
|||
|
|
@ -1,5 +1,5 @@
|
|||
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
||||
# RUN: llc -march=amdgcn -verify-machineinstrs -run-pass=si-i1-copies %s -o - | FileCheck -check-prefix=GCN %s
|
||||
# RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass=si-i1-copies %s -o - | FileCheck -check-prefix=GCN %s
|
||||
---
|
||||
|
||||
name: kernel_i1_copy_phi_with_phi_incoming_value
|
||||
|
|
|
|||
|
|
@ -337,7 +337,7 @@ body: |
|
|||
# GCN: dead early-clobber %4:vreg_128, dead early-clobber %3:vreg_128, dead early-clobber %5:vgpr_32 = BUNDLE %0, %2, %1, implicit $exec {
|
||||
# GCN-NEXT: dead %3:vreg_128 = IMAGE_SAMPLE_LZ_V4_V2 %0, %1, %2, 15, 0, 0, 0, 0, 0, 0, 0, 0, implicit $exec
|
||||
# GCN-NEXT: dead %4:vreg_128 = GLOBAL_LOAD_DWORDX4 %0, 0, 0, 0, 0, implicit $exec
|
||||
# GCN-NEXT: dead %5:vgpr_32 = BUFFER_LOAD_DWORD_ADDR64 %0, %2, 0, 0, 0, 0, 0, 0, 0, implicit $exec
|
||||
# GCN-NEXT: dead %5:vgpr_32 = BUFFER_LOAD_DWORD_OFFSET %2, 0, 0, 0, 0, 0, 0, 0, implicit $exec
|
||||
# GCN-NEXT: }
|
||||
|
||||
---
|
||||
|
|
@ -357,7 +357,7 @@ body: |
|
|||
%2 = IMPLICIT_DEF
|
||||
%3:vreg_128 = IMAGE_SAMPLE_LZ_V4_V2 %0, %1, %2, 15, 0, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (load 16)
|
||||
%4:vreg_128 = GLOBAL_LOAD_DWORDX4 %0, 0, 0, 0, 0, implicit $exec
|
||||
%5:vgpr_32 = BUFFER_LOAD_DWORD_ADDR64 %0, %2, 0, 0, 0, 0, 0, 0, 0, implicit $exec
|
||||
%5:vgpr_32 = BUFFER_LOAD_DWORD_OFFSET %2, 0, 0, 0, 0, 0, 0, 0, implicit $exec
|
||||
...
|
||||
|
||||
# GCN-LABEL: {{^}}name: atomic{{$}}
|
||||
|
|
|
|||
|
|
@ -1,5 +1,5 @@
|
|||
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
||||
# RUN: llc -march=amdgcn -mcpu=gfx1010 -run-pass=si-remove-short-exec-branches -amdgpu-skip-threshold=10 -verify-machineinstrs %s -o - | FileCheck %s
|
||||
# RUN: llc -march=amdgcn -mcpu=gfx900 -run-pass=si-remove-short-exec-branches -amdgpu-skip-threshold=10 -verify-machineinstrs %s -o - | FileCheck %s
|
||||
# Make sure mandatory skips are not removed around mode defs.
|
||||
# FIXME: -amdgpu-skip-threshold seems to be backwards.
|
||||
|
||||
|
|
|
|||
|
|
@ -1,5 +1,5 @@
|
|||
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
||||
# RUN: llc -march=amdgcn -verify-machineinstrs -run-pass si-fix-sgpr-copies %s -o - | FileCheck -check-prefix=GCN %s
|
||||
# RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass si-fix-sgpr-copies %s -o - | FileCheck -check-prefix=GCN %s
|
||||
---
|
||||
name: s_add_co_pseudo_test
|
||||
tracksRegLiveness: true
|
||||
|
|
|
|||
|
|
@ -1,4 +1,4 @@
|
|||
# RUN: llc -march=amdgcn -run-pass si-insert-waitcnts %s -o - | FileCheck %s
|
||||
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass si-insert-waitcnts %s -o - | FileCheck %s
|
||||
|
||||
--- |
|
||||
define amdgpu_kernel void @basic_insert_dcache_wb() {
|
||||
|
|
|
|||
|
|
@ -1,4 +1,4 @@
|
|||
# RUN: llc -march=amdgcn -verify-machineinstrs -start-before si-shrink-instructions -stop-before si-insert-skips -o - %s | FileCheck -check-prefix=GCN %s
|
||||
# RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs -start-before si-shrink-instructions -stop-before si-insert-skips -o - %s | FileCheck -check-prefix=GCN %s
|
||||
|
||||
# GCN-LABEL: name: subbrev{{$}}
|
||||
# GCN: V_SUBBREV_U32_e32 0, undef $vgpr0, implicit-def $vcc, implicit killed $vcc, implicit $exec
|
||||
|
|
|
|||
|
|
@ -1,4 +1,4 @@
|
|||
# RUN: llc -march=amdgcn -run-pass si-fix-sgpr-copies -o - %s | FileCheck -check-prefix=GCN %s
|
||||
# RUN: llc -march=amdgcn -mcpu=gfx900 -run-pass si-fix-sgpr-copies -o - %s | FileCheck -check-prefix=GCN %s
|
||||
|
||||
# GCN-LABEL: name: smrd_vgpr_offset_imm
|
||||
# GCN: V_READFIRSTLANE_B32
|
||||
|
|
|
|||
|
|
@ -254,7 +254,7 @@ body: |
|
|||
bb.1:
|
||||
successors: %bb.2
|
||||
S_WAITCNT 0
|
||||
$vgpr2 = V_ADD_I32_e32 $vgpr1, $vgpr1, implicit-def $vcc, implicit $exec
|
||||
$vgpr2, $vcc_lo = V_ADD_I32_e64 $vgpr1, $vgpr1, 0, implicit $exec
|
||||
S_BRANCH %bb.2
|
||||
|
||||
bb.2:
|
||||
|
|
|
|||
|
|
@ -1,4 +1,4 @@
|
|||
# RUN: llc -o - %s -march=amdgcn -run-pass=si-insert-waitcnts -verify-machineinstrs | FileCheck -check-prefix=GCN %s
|
||||
# RUN: llc -march=amdgcn -mcpu=gfx900 -run-pass=si-insert-waitcnts -verify-machineinstrs %s -o - | FileCheck -check-prefix=GCN %s
|
||||
|
||||
# Check that the waitcnt propogates info in the case of a single basic block loop
|
||||
|
||||
|
|
|
|||
|
|
@ -1,11 +1,11 @@
|
|||
# RUN: llc -march=amdgcn -verify-machineinstrs -run-pass si-insert-waitcnts -o - %s | FileCheck -check-prefixes=GCN %s
|
||||
# RUN: llc -march=amdgcn -mcpu=hawaii -verify-machineinstrs -run-pass si-insert-waitcnts -o - %s | FileCheck -check-prefixes=GCN %s
|
||||
|
||||
# GCN-LABEL: name: test{{$}}
|
||||
# GCN: S_WAITCNT -16257
|
||||
# GCN: DS_READ2_B32
|
||||
# GCN: DS_READ2_B32
|
||||
# GCN: S_WAITCNT 383{{$}}
|
||||
# GCN-NEXT: $vgpr1 = V_ADD_U32_e32 1, killed $vgpr1, implicit $exec
|
||||
# GCN-NEXT: $vgpr1 = V_OR_B32_e32 1, killed $vgpr1, implicit $exec
|
||||
# GCN-NEXT: $vgpr1 = V_MAX_U32_e32 killed $vgpr0, killed $vgpr1, implicit $exec
|
||||
# GCN-NEXT: S_WAITCNT 127{{$}}
|
||||
# GCN-NEXT: $vgpr1 = V_MAX_U32_e32 killed $vgpr2, killed $vgpr1, implicit $exec
|
||||
|
|
@ -25,7 +25,7 @@ body: |
|
|||
S_WAITCNT -16257
|
||||
renamable $vgpr0_vgpr1 = DS_READ2_B32 renamable $vgpr13, 0, 1, 0, implicit $m0, implicit $exec
|
||||
renamable $vgpr2_vgpr3 = DS_READ2_B32 renamable $vgpr13, 2, 3, 0, implicit $m0, implicit $exec
|
||||
renamable $vgpr1 = V_ADD_U32_e32 1, killed $vgpr1, implicit $exec
|
||||
renamable $vgpr1 = V_OR_B32_e32 1, killed $vgpr1, implicit $exec
|
||||
renamable $vgpr1 = V_MAX_U32_e32 killed $vgpr0, killed $vgpr1, implicit $exec
|
||||
renamable $vgpr1 = V_MAX_U32_e32 killed $vgpr2, killed $vgpr1, implicit $exec
|
||||
renamable $vgpr1 = V_MAX_U32_e32 killed $vgpr3, killed $vgpr1, implicit $exec
|
||||
|
|
|
|||
|
|
@ -1,4 +1,4 @@
|
|||
# RUN: llc -march=amdgcn -verify-machineinstrs -run-pass si-wqm -o - %s | FileCheck %s
|
||||
# RUN: llc -march=amdgcn -mcpu=fiji -verify-machineinstrs -run-pass si-wqm -o - %s | FileCheck %s
|
||||
|
||||
---
|
||||
# Check for awareness that s_or_saveexec_b64 clobbers SCC
|
||||
|
|
@ -13,7 +13,7 @@ legalized: false
|
|||
regBankSelected: false
|
||||
selected: false
|
||||
tracksRegLiveness: true
|
||||
registers:
|
||||
registers:
|
||||
- { id: 0, class: sgpr_32, preferred-register: '' }
|
||||
- { id: 1, class: sgpr_32, preferred-register: '' }
|
||||
- { id: 2, class: sgpr_32, preferred-register: '' }
|
||||
|
|
@ -27,7 +27,7 @@ registers:
|
|||
- { id: 10, class: sreg_32, preferred-register: '' }
|
||||
- { id: 11, class: vgpr_32, preferred-register: '' }
|
||||
- { id: 12, class: vgpr_32, preferred-register: '' }
|
||||
liveins:
|
||||
liveins:
|
||||
- { reg: '$sgpr0', virtual-reg: '%0' }
|
||||
- { reg: '$sgpr1', virtual-reg: '%1' }
|
||||
- { reg: '$sgpr2', virtual-reg: '%2' }
|
||||
|
|
@ -35,7 +35,7 @@ liveins:
|
|||
body: |
|
||||
bb.0:
|
||||
liveins: $sgpr0, $sgpr1, $sgpr2, $vgpr0
|
||||
|
||||
|
||||
%3 = COPY $vgpr0
|
||||
%2 = COPY $sgpr2
|
||||
%1 = COPY $sgpr1
|
||||
|
|
|
|||
Loading…
Reference in New Issue