forked from OSchip/llvm-project
parent
e89461a400
commit
540d133138
|
@ -212,7 +212,7 @@ void RenameIndependentSubregs::rewriteOperands(const IntEqClasses &Classes,
|
||||||
const SmallVectorImpl<SubRangeInfo> &SubRangeInfos,
|
const SmallVectorImpl<SubRangeInfo> &SubRangeInfos,
|
||||||
const SmallVectorImpl<LiveInterval*> &Intervals) const {
|
const SmallVectorImpl<LiveInterval*> &Intervals) const {
|
||||||
const TargetRegisterInfo &TRI = *MRI->getTargetRegisterInfo();
|
const TargetRegisterInfo &TRI = *MRI->getTargetRegisterInfo();
|
||||||
unsigned Reg = Intervals[0]->reg;;
|
unsigned Reg = Intervals[0]->reg;
|
||||||
for (MachineRegisterInfo::reg_nodbg_iterator I = MRI->reg_nodbg_begin(Reg),
|
for (MachineRegisterInfo::reg_nodbg_iterator I = MRI->reg_nodbg_begin(Reg),
|
||||||
E = MRI->reg_nodbg_end(); I != E; ) {
|
E = MRI->reg_nodbg_end(); I != E; ) {
|
||||||
MachineOperand &MO = *I++;
|
MachineOperand &MO = *I++;
|
||||||
|
|
Loading…
Reference in New Issue