forked from OSchip/llvm-project
[InstCombine] Add tests for D114272
This commit is contained in:
Fabian Wolff
parent
56fa334333
commit
505a9007c5
|
|
@ -0,0 +1,226 @@
|
|||
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
|
||||
; RUN: opt < %s -instcombine -S | FileCheck %s
|
||||
|
||||
define i1 @pr40493(i32 %area) {
|
||||
; CHECK-LABEL: @pr40493(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul i32 [[AREA:%.*]], 12
|
||||
; CHECK-NEXT: [[REM:%.*]] = and i32 [[MUL]], 4
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[REM]], 0
|
||||
; CHECK-NEXT: ret i1 [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%mul = mul i32 %area, 12
|
||||
%rem = and i32 %mul, 4
|
||||
%cmp = icmp eq i32 %rem, 0
|
||||
ret i1 %cmp
|
||||
}
|
||||
|
||||
define i1 @pr40493_neg1(i32 %area) {
|
||||
; CHECK-LABEL: @pr40493_neg1(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul i32 [[AREA:%.*]], 11
|
||||
; CHECK-NEXT: [[REM:%.*]] = and i32 [[MUL]], 4
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[REM]], 0
|
||||
; CHECK-NEXT: ret i1 [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%mul = mul i32 %area, 11
|
||||
%rem = and i32 %mul, 4
|
||||
%cmp = icmp eq i32 %rem, 0
|
||||
ret i1 %cmp
|
||||
}
|
||||
|
||||
define i1 @pr40493_neg2(i32 %area) {
|
||||
; CHECK-LABEL: @pr40493_neg2(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul i32 [[AREA:%.*]], 12
|
||||
; CHECK-NEXT: [[REM:%.*]] = and i32 [[MUL]], 12
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[REM]], 0
|
||||
; CHECK-NEXT: ret i1 [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%mul = mul i32 %area, 12
|
||||
%rem = and i32 %mul, 15
|
||||
%cmp = icmp eq i32 %rem, 0
|
||||
ret i1 %cmp
|
||||
}
|
||||
|
||||
define i32 @pr40493_neg3(i32 %area) {
|
||||
; CHECK-LABEL: @pr40493_neg3(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul i32 [[AREA:%.*]], 12
|
||||
; CHECK-NEXT: [[REM:%.*]] = and i32 [[MUL]], 4
|
||||
; CHECK-NEXT: ret i32 [[REM]]
|
||||
;
|
||||
entry:
|
||||
%mul = mul i32 %area, 12
|
||||
%rem = and i32 %mul, 4
|
||||
ret i32 %rem
|
||||
}
|
||||
|
||||
define <4 x i1> @pr40493_vec1(<4 x i32> %area) {
|
||||
; CHECK-LABEL: @pr40493_vec1(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul <4 x i32> [[AREA:%.*]], <i32 12, i32 12, i32 12, i32 12>
|
||||
; CHECK-NEXT: [[REM:%.*]] = and <4 x i32> [[MUL]], <i32 4, i32 4, i32 4, i32 4>
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq <4 x i32> [[REM]], zeroinitializer
|
||||
; CHECK-NEXT: ret <4 x i1> [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%mul = mul <4 x i32> %area, <i32 12, i32 12, i32 12, i32 12>
|
||||
%rem = and <4 x i32> %mul, <i32 4, i32 4, i32 4, i32 4>
|
||||
%cmp = icmp eq <4 x i32> %rem, zeroinitializer
|
||||
ret <4 x i1> %cmp
|
||||
}
|
||||
|
||||
define <4 x i1> @pr40493_vec2(<4 x i32> %area) {
|
||||
; CHECK-LABEL: @pr40493_vec2(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul <4 x i32> [[AREA:%.*]], <i32 12, i32 12, i32 12, i32 undef>
|
||||
; CHECK-NEXT: [[REM:%.*]] = and <4 x i32> [[MUL]], <i32 4, i32 4, i32 4, i32 4>
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq <4 x i32> [[REM]], zeroinitializer
|
||||
; CHECK-NEXT: ret <4 x i1> [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%mul = mul <4 x i32> %area, <i32 12, i32 12, i32 12, i32 undef>
|
||||
%rem = and <4 x i32> %mul, <i32 4, i32 4, i32 4, i32 4>
|
||||
%cmp = icmp eq <4 x i32> %rem, zeroinitializer
|
||||
ret <4 x i1> %cmp
|
||||
}
|
||||
|
||||
define <4 x i1> @pr40493_vec3(<4 x i32> %area) {
|
||||
; CHECK-LABEL: @pr40493_vec3(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul <4 x i32> [[AREA:%.*]], <i32 12, i32 12, i32 12, i32 12>
|
||||
; CHECK-NEXT: [[REM:%.*]] = and <4 x i32> [[MUL]], <i32 4, i32 4, i32 4, i32 undef>
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq <4 x i32> [[REM]], zeroinitializer
|
||||
; CHECK-NEXT: ret <4 x i1> [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%mul = mul <4 x i32> %area, <i32 12, i32 12, i32 12, i32 12>
|
||||
%rem = and <4 x i32> %mul, <i32 4, i32 4, i32 4, i32 undef>
|
||||
%cmp = icmp eq <4 x i32> %rem, zeroinitializer
|
||||
ret <4 x i1> %cmp
|
||||
}
|
||||
|
||||
define <4 x i1> @pr40493_vec4(<4 x i32> %area) {
|
||||
; CHECK-LABEL: @pr40493_vec4(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul <4 x i32> [[AREA:%.*]], <i32 12, i32 12, i32 12, i32 undef>
|
||||
; CHECK-NEXT: [[REM:%.*]] = and <4 x i32> [[MUL]], <i32 4, i32 4, i32 4, i32 undef>
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq <4 x i32> [[REM]], zeroinitializer
|
||||
; CHECK-NEXT: ret <4 x i1> [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%mul = mul <4 x i32> %area, <i32 12, i32 12, i32 12, i32 undef>
|
||||
%rem = and <4 x i32> %mul, <i32 4, i32 4, i32 4, i32 undef>
|
||||
%cmp = icmp eq <4 x i32> %rem, zeroinitializer
|
||||
ret <4 x i1> %cmp
|
||||
}
|
||||
|
||||
define <4 x i1> @pr40493_vec5(<4 x i32> %area) {
|
||||
; CHECK-LABEL: @pr40493_vec5(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul <4 x i32> [[AREA:%.*]], <i32 12, i32 12, i32 20, i32 20>
|
||||
; CHECK-NEXT: [[REM:%.*]] = and <4 x i32> [[MUL]], <i32 2, i32 4, i32 2, i32 4>
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq <4 x i32> [[REM]], zeroinitializer
|
||||
; CHECK-NEXT: ret <4 x i1> [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%mul = mul <4 x i32> %area, <i32 12, i32 12, i32 20, i32 20>
|
||||
%rem = and <4 x i32> %mul, <i32 2, i32 4, i32 2, i32 4>
|
||||
%cmp = icmp eq <4 x i32> %rem, zeroinitializer
|
||||
ret <4 x i1> %cmp
|
||||
}
|
||||
|
||||
define i1 @pr51551(i32 %x, i32 %y) {
|
||||
; CHECK-LABEL: @pr51551(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[TMP0:%.*]] = and i32 [[Y:%.*]], -8
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = or i32 [[TMP0]], 1
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul nsw i32 [[TMP1]], [[X:%.*]]
|
||||
; CHECK-NEXT: [[AND:%.*]] = and i32 [[MUL]], 3
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[AND]], 0
|
||||
; CHECK-NEXT: ret i1 [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%0 = and i32 %y, -7
|
||||
%1 = or i32 %0, 1
|
||||
%mul = mul nsw i32 %1, %x
|
||||
%and = and i32 %mul, 3
|
||||
%cmp = icmp eq i32 %and, 0
|
||||
ret i1 %cmp
|
||||
}
|
||||
|
||||
define i1 @pr51551_2(i32 %x, i32 %y) {
|
||||
; CHECK-LABEL: @pr51551_2(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[TMP0:%.*]] = and i32 [[Y:%.*]], -8
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = or i32 [[TMP0]], 1
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul nsw i32 [[TMP1]], [[X:%.*]]
|
||||
; CHECK-NEXT: [[AND:%.*]] = and i32 [[MUL]], 1
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[AND]], 0
|
||||
; CHECK-NEXT: ret i1 [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%0 = and i32 %y, -7
|
||||
%1 = or i32 %0, 1
|
||||
%mul = mul nsw i32 %1, %x
|
||||
%and = and i32 %mul, 1
|
||||
%cmp = icmp eq i32 %and, 0
|
||||
ret i1 %cmp
|
||||
}
|
||||
|
||||
define i1 @pr51551_neg1(i32 %x, i32 %y) {
|
||||
; CHECK-LABEL: @pr51551_neg1(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[TMP0:%.*]] = and i32 [[Y:%.*]], -4
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = or i32 [[TMP0]], 1
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul nsw i32 [[TMP1]], [[X:%.*]]
|
||||
; CHECK-NEXT: [[AND:%.*]] = and i32 [[MUL]], 7
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[AND]], 0
|
||||
; CHECK-NEXT: ret i1 [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%0 = and i32 %y, -3
|
||||
%1 = or i32 %0, 1
|
||||
%mul = mul nsw i32 %1, %x
|
||||
%and = and i32 %mul, 7
|
||||
%cmp = icmp eq i32 %and, 0
|
||||
ret i1 %cmp
|
||||
}
|
||||
|
||||
define i1 @pr51551_neg2(i32 %x, i32 %y) {
|
||||
; CHECK-LABEL: @pr51551_neg2(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[TMP0:%.*]] = and i32 [[Y:%.*]], -7
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul nsw i32 [[TMP0]], [[X:%.*]]
|
||||
; CHECK-NEXT: [[AND:%.*]] = and i32 [[MUL]], 7
|
||||
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[AND]], 0
|
||||
; CHECK-NEXT: ret i1 [[CMP]]
|
||||
;
|
||||
entry:
|
||||
%0 = and i32 %y, -7
|
||||
%mul = mul nsw i32 %0, %x
|
||||
%and = and i32 %mul, 7
|
||||
%cmp = icmp eq i32 %and, 0
|
||||
ret i1 %cmp
|
||||
}
|
||||
|
||||
define i32 @pr51551_neg3(i32 %x, i32 %y) {
|
||||
; CHECK-LABEL: @pr51551_neg3(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[TMP0:%.*]] = and i32 [[Y:%.*]], -8
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = or i32 [[TMP0]], 1
|
||||
; CHECK-NEXT: [[MUL:%.*]] = mul nsw i32 [[TMP1]], [[X:%.*]]
|
||||
; CHECK-NEXT: [[AND:%.*]] = and i32 [[MUL]], 7
|
||||
; CHECK-NEXT: ret i32 [[AND]]
|
||||
;
|
||||
entry:
|
||||
%0 = and i32 %y, -7
|
||||
%1 = or i32 %0, 1
|
||||
%mul = mul nsw i32 %1, %x
|
||||
%and = and i32 %mul, 7
|
||||
ret i32 %and
|
||||
}
|
||||
Loading…
Reference in New Issue