maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

R600: Increase number of ArrayBase Reg to 32 

Reviewed-by: Tom Stellard <thomas.stellard at amd.com>
llvm-svn: 175443
This commit is contained in:
Vincent Lejeune 2013-02-18 13:48:09 +00:00
parent 7ca384bc1a
commit 4c1602b5c9
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/R600/R600RegisterInfo.td
View File

@ -44,7 +44,7 @@ foreach Index = 0-127 in {
} }
// Array Base Register holding input in FS // Array Base Register holding input in FS
foreach Index = 448-464 in { foreach Index = 448-480 in {
def ArrayBase#Index : R600Reg<"ARRAY_BASE", Index>; def ArrayBase#Index : R600Reg<"ARRAY_BASE", Index>;
} }
@ -66,7 +66,7 @@ def PRED_SEL_ONE : R600Reg<"Pred_sel_one", 3>;
def AR_X : R600Reg<"AR.x", 0>; def AR_X : R600Reg<"AR.x", 0>;
def R600_ArrayBase : RegisterClass <"AMDGPU", [f32, i32], 32, def R600_ArrayBase : RegisterClass <"AMDGPU", [f32, i32], 32,
(add (sequence "ArrayBase%u", 448, 464))>; (add (sequence "ArrayBase%u", 448, 480))>;
// special registers for ALU src operands // special registers for ALU src operands
// const buffer reference, SRCx_SEL contains index // const buffer reference, SRCx_SEL contains index
def ALU_CONST : R600Reg<"CBuf", 0>; def ALU_CONST : R600Reg<"CBuf", 0>;