maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[mips] Use function TargetInstrInfo::getRegClass. 

No functionality changes.

llvm-svn: 183767
This commit is contained in:
Akira Hatanaka 2013-06-11 18:48:16 +00:00
parent 7bd2bbb9ac
commit 4be04b139b
2 changed files with 9 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
llvm/lib/Target/Mips/MipsSEInstrInfo.cpp
View File

@ -389,12 +389,14 @@ void MipsSEInstrInfo::expandRetRA(MachineBasicBlock &MBB,
BuildMI(MBB, I, I->getDebugLoc(), get(Opc)).addReg(Mips::RA);
}
std::pair<bool, bool> MipsSEInstrInfo::compareOpndSize(unsigned Opc) const {
std::pair<bool, bool>
MipsSEInstrInfo::compareOpndSize(unsigned Opc,
const MachineFunction &MF) const {
const MCInstrDesc &Desc = get(Opc);
assert(Desc.NumOperands == 2 && "Unary instruction expected.");
const MipsRegisterInfo &RI = getRegisterInfo();
unsigned DstRegSize = RI.getRegClass(Desc.OpInfo[0].RegClass)->getSize();
unsigned SrcRegSize = RI.getRegClass(Desc.OpInfo[1].RegClass)->getSize();
const MipsRegisterInfo *RI = &getRegisterInfo();
unsigned DstRegSize = getRegClass(Desc, 0, RI, MF)->getSize();
unsigned SrcRegSize = getRegClass(Desc, 1, RI, MF)->getSize();
return std::make_pair(DstRegSize > SrcRegSize, DstRegSize < SrcRegSize);
}
@ -411,7 +413,7 @@ void MipsSEInstrInfo::expandCvtFPInt(MachineBasicBlock &MBB,
unsigned SubIdx = (IsI64 ? Mips::sub_32 : Mips::sub_fpeven);
bool DstIsLarger, SrcIsLarger;
tie(DstIsLarger, SrcIsLarger) = compareOpndSize(CvtOpc);
tie(DstIsLarger, SrcIsLarger) = compareOpndSize(CvtOpc, *MBB.getParent());
if (DstIsLarger)
TmpReg = getRegisterInfo().getSubReg(DstReg, SubIdx);

3
llvm/lib/Target/Mips/MipsSEInstrInfo.h
View File

@ -84,7 +84,8 @@ private:
void expandRetRA(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
unsigned Opc) const;
std::pair<bool, bool> compareOpndSize(unsigned Opc) const;
std::pair<bool, bool> compareOpndSize(unsigned Opc,
const MachineFunction &MF) const;
/// Expand pseudo Int-to-FP conversion instructions.
///