maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[PowerPC] add tests for fma with negated ops; NFC 

llvm-svn: 369923
This commit is contained in:
Sanjay Patel 2019-08-26 16:20:09 +00:00
parent a69992c8cb
commit 442a5765ce
1 changed files with 37 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

44
llvm/test/CodeGen/PowerPC/fneg.ll
View File

@ -1,12 +1,42 @@
; RUN: llc -verify-machineinstrs < %s -mtriple=ppc32-- | not grep fneg
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs < %s -mtriple=ppc32-- -ppc-asm-full-reg-names | FileCheck %s
define double @test1(double %a, double %b, double %c, double %d) {
entry:
%tmp2 = fsub double -0.000000e+00, %c ; <double> [#uses=1]
%tmp4 = fmul double %tmp2, %d ; <double> [#uses=1]
%tmp7 = fmul double %a, %b ; <double> [#uses=1]
%tmp9 = fsub double %tmp7, %tmp4 ; <double> [#uses=1]
ret double %tmp9
; CHECK-LABEL: test1:
; CHECK: # %bb.0:
; CHECK-NEXT: fmul f0, f3, f4
; CHECK-NEXT: fmul f1, f1, f2
; CHECK-NEXT: fadd f1, f1, f0
; CHECK-NEXT: blr
%tmp2 = fsub double -0.000000e+00, %c
%tmp4 = fmul double %tmp2, %d
%tmp7 = fmul double %a, %b
%tmp9 = fsub double %tmp7, %tmp4
ret double %tmp9
}
declare float @llvm.fmuladd.f32(float, float, float) #4
define float @fma_fneg_fneg(float %x, float %y, float %z) {
; CHECK-LABEL: fma_fneg_fneg:
; CHECK: # %bb.0:
; CHECK-NEXT: fneg f0, f2
; CHECK-NEXT: fnmsubs f1, f1, f0, f3
; CHECK-NEXT: blr
%negx = fneg float %x
%negy = fneg float %y
%r = call float @llvm.fmuladd.f32(float %negx, float %negy, float %z)
ret float %r
}
define float @fma_fneg_fsub(float %x, float %y0, float %y1, float %z) {
; CHECK-LABEL: fma_fneg_fsub:
; CHECK: # %bb.0:
; CHECK-NEXT: fsubs f0, f2, f3
; CHECK-NEXT: fnmsubs f1, f1, f0, f4
; CHECK-NEXT: blr
%negx = fneg float %x
%negy = fsub nsz float %y0, %y1
%r = call float @llvm.fmuladd.f32(float %negx, float %negy, float %z)
ret float %r
}