maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[WebAssembly] Cleanup trailing whitespace 

Summary: Test for commit access.

Subscribers: jfb, dschuff

Differential Revision: https://reviews.llvm.org/D23392

llvm-svn: 278313
This commit is contained in:
Dominic Chen 2016-08-11 04:10:56 +00:00
parent 0d58fcac99
commit 4173fffa08
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
View File

@ -303,7 +303,7 @@ static bool IsSafeToMove(const MachineInstr *Def, const MachineInstr *Insert,
// Ask LiveIntervals whether moving this virtual register use or def to // Ask LiveIntervals whether moving this virtual register use or def to
// Insert will change which value numbers are seen. // Insert will change which value numbers are seen.
// //
// If the operand is a use of a register that is also defined in the same // If the operand is a use of a register that is also defined in the same
// instruction, test that the newly defined value reaches the insert point, // instruction, test that the newly defined value reaches the insert point,
// since the operand will be moving along with the def. // since the operand will be moving along with the def.
@ -384,7 +384,7 @@ static bool OneUseDominatesOtherUses(unsigned Reg, const MachineOperand &OneUse,
// //
// This is needed as a consequence of using implicit get_locals for // This is needed as a consequence of using implicit get_locals for
// uses and implicit set_locals for defs. // uses and implicit set_locals for defs.
if (UseInst->getDesc().getNumDefs() == 0) if (UseInst->getDesc().getNumDefs() == 0)
return false; return false;
const MachineOperand &MO = UseInst->getOperand(0); const MachineOperand &MO = UseInst->getOperand(0);
if (!MO.isReg()) if (!MO.isReg())