maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

HexagonDepTimingClasses.h: Don't mark header functions as file local 

llvm-svn: 316508
This commit is contained in:
David Blaikie 2017-10-24 21:29:16 +00:00
parent 75bda3006b
commit 4016da602e
1 changed files with 14 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
llvm/lib/Target/Hexagon/HexagonDepTimingClasses.h
View File

@ -6,8 +6,14 @@
// License. See LICENSE.TXT for details. // License. See LICENSE.TXT for details.
// //
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
#ifndef TARGET_HEXAGON_HEXAGON_DEP_TIMING_CLASSES_H
#define TARGET_HEXAGON_HEXAGON_DEP_TIMING_CLASSES_H
static bool is_TC3x(unsigned SchedClass) { #include "HexagonInstrInfo.h"
namespace llvm {
inline bool is_TC3x(unsigned SchedClass) {
switch (SchedClass) { switch (SchedClass) {
case Hexagon::Sched::tc_1000eb10: case Hexagon::Sched::tc_1000eb10:
case Hexagon::Sched::tc_2aaab1e0: case Hexagon::Sched::tc_2aaab1e0:
@ -30,7 +36,7 @@ static bool is_TC3x(unsigned SchedClass) {
} }
} }
static bool is_TC2early(unsigned SchedClass) { inline bool is_TC2early(unsigned SchedClass) {
switch (SchedClass) { switch (SchedClass) {
case Hexagon::Sched::tc_35fb9d13: case Hexagon::Sched::tc_35fb9d13:
case Hexagon::Sched::tc_cbe45117: case Hexagon::Sched::tc_cbe45117:
@ -40,7 +46,7 @@ static bool is_TC2early(unsigned SchedClass) {
} }
} }
static bool is_TC4x(unsigned SchedClass) { inline bool is_TC4x(unsigned SchedClass) {
switch (SchedClass) { switch (SchedClass) {
case Hexagon::Sched::tc_09c86199: case Hexagon::Sched::tc_09c86199:
case Hexagon::Sched::tc_2d1e6f5c: case Hexagon::Sched::tc_2d1e6f5c:
@ -54,7 +60,7 @@ static bool is_TC4x(unsigned SchedClass) {
} }
} }
static bool is_TC2(unsigned SchedClass) { inline bool is_TC2(unsigned SchedClass) {
switch (SchedClass) { switch (SchedClass) {
case Hexagon::Sched::tc_090485bb: case Hexagon::Sched::tc_090485bb:
case Hexagon::Sched::tc_1fe8323c: case Hexagon::Sched::tc_1fe8323c:
@ -86,7 +92,7 @@ static bool is_TC2(unsigned SchedClass) {
} }
} }
static bool is_TC1(unsigned SchedClass) { inline bool is_TC1(unsigned SchedClass) {
switch (SchedClass) { switch (SchedClass) {
case Hexagon::Sched::tc_07ac815d: case Hexagon::Sched::tc_07ac815d:
case Hexagon::Sched::tc_1b6011fb: case Hexagon::Sched::tc_1b6011fb:
@ -130,3 +136,6 @@ static bool is_TC1(unsigned SchedClass) {
return false; return false;
} }
} }
} // namespace llvm
#endif