maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

TMP 

llvm-svn: 284604
This commit is contained in:
Tim Northover 2016-10-19 15:55:09 +00:00
parent 7152dcaf77
commit 3d4cd3d930
2 changed files with 35 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h
View File

@ -120,6 +120,8 @@ private:
bool translateMemcpy(const CallInst &CI);
void getStackGuard(unsigned DstReg);
bool translateKnownIntrinsic(const CallInst &CI, Intrinsic::ID ID);
/// Translate call instruction.

33
llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
View File

@ -382,6 +382,26 @@ bool IRTranslator::translateMemcpy(const CallInst &CI) {
CallLowering::ArgInfo(0, CI.getType()), Args);
}
void IRTranslator::getStackGuard(unsigned DstReg) {
auto MIB = MIRBuilder.buildInstr(TargetOpcode::LOAD_STACK_GUARD);
MIB.addDef(DstReg);
auto &MF = MIRBuilder.getMF();
auto &TLI = *MF.getSubtarget().getTargetLowering();
Value *Global = TLI.getSDagStackGuard(*MF.getFunction()->getParent());
if (!Global)
return;
MachinePointerInfo MPInfo(Global);
MachineInstr::mmo_iterator MemRefs = MF.allocateMemRefsArray(1);
auto Flags = MachineMemOperand::MOLoad | MachineMemOperand::MOInvariant |
MachineMemOperand::MODereferenceable;
*MemRefs =
MF.getMachineMemOperand(MPInfo, Flags, DL->getPointerSizeInBits() / 8,
DL->getPointerABIAlignment() / 8);
MIB.setMemRefs(MemRefs, MemRefs + 1);
}
bool IRTranslator::translateKnownIntrinsic(const CallInst &CI,
Intrinsic::ID ID) {
unsigned Op = 0;
@ -402,6 +422,19 @@ bool IRTranslator::translateKnownIntrinsic(const CallInst &CI,
MIRBuilder.buildConstant(getOrCreateVReg(CI), Min->isZero() ? -1ULL : 0);
return true;
}
case Intrinsic::stackguard:
getStackGuard(getOrCreateVReg(CI));
return true;
case Intrinsic::stackprotector: {
// LLT PtrTy{*CI.getArgOperand(0).getType(), *DL};
// unsigned GuardVal = MRI->createGenericVirtualRegister(PtrTy);
// getStackGuard(GuardVal);
// AllocaInst *Slot = cast<AllocaInst>(I.getArgOperand(1));
// unsigned StackSlot = MIRBuilder.buildFrameIndex(FrameReg, FI);
// MIRBuilder.buildStore(GuardVal, StackSlot);
return true;
}
}
LLT Ty{*CI.getOperand(0)->getType(), *DL};