forked from OSchip/llvm-project
Fix Thumb encoding of VMOV (scalar to ARM core register). The encoding is
the same as ARM except that the condition code field is always set to ARMCC::AL. llvm-svn: 107107
This commit is contained in:
parent
8337ba6303
commit
3d12ff797b
|
@ -1600,7 +1600,7 @@ void ARMCodeEmitter::emitNEONGetLaneInstruction(const MachineInstr &MI) {
|
|||
unsigned Binary = getBinaryCodeForInstr(MI);
|
||||
|
||||
// Set the conditional execution predicate
|
||||
Binary |= II->getPredicate(&MI) << ARMII::CondShift;
|
||||
Binary |= (IsThumb ? ARMCC::AL : II->getPredicate(&MI)) << ARMII::CondShift;
|
||||
|
||||
unsigned RegT = MI.getOperand(0).getReg();
|
||||
RegT = ARMRegisterInfo::getRegisterNumbering(RegT);
|
||||
|
|
Loading…
Reference in New Issue