maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Expand 64bit {SHL,SHR,SRA}_PARTS on sparcv9. 

llvm-svn: 201718
This commit is contained in:
Roman Divacky 2014-02-19 21:35:39 +00:00
parent 7d35711187
commit 37136c0333
2 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/Sparc/SparcISelLowering.cpp
View File

@ -1556,6 +1556,10 @@ SparcTargetLowering::SparcTargetLowering(TargetMachine &TM)
setOperationAction(ISD::UMULO, MVT::i64, Custom);
setOperationAction(ISD::SMULO, MVT::i64, Custom);
setOperationAction(ISD::SHL_PARTS, MVT::i64, Expand);
setOperationAction(ISD::SRA_PARTS, MVT::i64, Expand);
setOperationAction(ISD::SRL_PARTS, MVT::i64, Expand);
}
// VASTART needs to be custom lowered to use the VarArgsFrameIndex.

14
llvm/test/CodeGen/SPARC/parts.ll Normal file
View File

@ -0,0 +1,14 @@
; RUN: llc < %s -march=sparcv9 | FileCheck %s
; CHECK-LABEL: test
; CHECK: srl %i1, 0, %o2
; CHECK-NEXT: or %g0, %i2, %o0
; CHECK-NEXT: call __ashlti3
; CHECK-NEXT: or %g0, %i3, %o1
; CHECK-NEXT: or %g0, %o0, %i0
define i128 @test(i128 %a, i128 %b) {
entry:
%tmp = shl i128 %b, %a
ret i128 %tmp
}