forked from OSchip/llvm-project
Add operand info for F3_[12] instructions, getting V8 back to basic functionality.
With this, Regression/CodeGen/SparcV8/basictest.ll now passes. Lets hear it for regression tests :) llvm-svn: 24738
This commit is contained in:
Chris Lattner
parent
0d129ae8b1
commit
34e80f0114
|
|
@ -58,10 +58,12 @@ class F3 : InstV8 {
|
||||||
|
|
||||||
// Specific F3 classes: SparcV8 manual, page 44
|
// Specific F3 classes: SparcV8 manual, page 44
|
||||||
//
|
//
|
||||||
class F3_1<bits<2> opVal, bits<6> op3val, string name> : F3 {
|
class F3_1<bits<2> opVal, bits<6> op3val, dag ops, string name> : F3 {
|
||||||
bits<8> asi = 0; // asi not currently used in SparcV8
|
bits<8> asi = 0; // asi not currently used in SparcV8
|
||||||
bits<5> rs2;
|
bits<5> rs2;
|
||||||
|
|
||||||
|
dag OperandList = ops;
|
||||||
|
|
||||||
let op = opVal;
|
let op = opVal;
|
||||||
let op3 = op3val;
|
let op3 = op3val;
|
||||||
let Name = name;
|
let Name = name;
|
||||||
|
|
@ -71,9 +73,11 @@ class F3_1<bits<2> opVal, bits<6> op3val, string name> : F3 {
|
||||||
let Inst{4-0} = rs2;
|
let Inst{4-0} = rs2;
|
||||||
}
|
}
|
||||||
|
|
||||||
class F3_2<bits<2> opVal, bits<6> op3val, string name> : F3 {
|
class F3_2<bits<2> opVal, bits<6> op3val, dag ops, string name> : F3 {
|
||||||
bits<13> simm13;
|
bits<13> simm13;
|
||||||
|
|
||||||
|
dag OperandList = ops;
|
||||||
|
|
||||||
let op = opVal;
|
let op = opVal;
|
||||||
let op3 = op3val;
|
let op3 = op3val;
|
||||||
let Name = name;
|
let Name = name;
|
||||||
|
|
|
||||||
|
|
@ -50,47 +50,74 @@ def FpMOVD : PseudoInstV8<"FpMOVD", (ops)>; // pseudo 64-bit double move
|
||||||
// special cases of JMPL:
|
// special cases of JMPL:
|
||||||
let isReturn = 1, isTerminator = 1, hasDelaySlot = 1 in {
|
let isReturn = 1, isTerminator = 1, hasDelaySlot = 1 in {
|
||||||
let rd = I7.Num, rs1 = G0.Num, simm13 = 8 in
|
let rd = I7.Num, rs1 = G0.Num, simm13 = 8 in
|
||||||
def RET : F3_2<2, 0b111000, "ret">;
|
def RET : F3_2<2, 0b111000,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "ret">;
|
||||||
let rd = O7.Num, rs1 = G0.Num, simm13 = 8 in
|
let rd = O7.Num, rs1 = G0.Num, simm13 = 8 in
|
||||||
def RETL: F3_2<2, 0b111000, "retl">;
|
def RETL: F3_2<2, 0b111000,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "retl">;
|
||||||
}
|
}
|
||||||
// CMP is a special case of SUBCC where destination is ignored, by setting it to
|
// CMP is a special case of SUBCC where destination is ignored, by setting it to
|
||||||
// %g0 (hardwired zero).
|
// %g0 (hardwired zero).
|
||||||
// FIXME: should keep track of the fact that it defs the integer condition codes
|
// FIXME: should keep track of the fact that it defs the integer condition codes
|
||||||
let rd = 0 in
|
let rd = 0 in
|
||||||
def CMPri: F3_2<2, 0b010100, "cmp">;
|
def CMPri: F3_2<2, 0b010100,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "cmp">;
|
||||||
|
|
||||||
// Section B.1 - Load Integer Instructions, p. 90
|
// Section B.1 - Load Integer Instructions, p. 90
|
||||||
def LDSB: F3_2<3, 0b001001, "ldsb">;
|
def LDSB: F3_2<3, 0b001001,
|
||||||
def LDSH: F3_2<3, 0b001010, "ldsh">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "ldsb">;
|
||||||
def LDUB: F3_2<3, 0b000001, "ldub">;
|
def LDSH: F3_2<3, 0b001010,
|
||||||
def LDUH: F3_2<3, 0b000010, "lduh">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "ldsh">;
|
||||||
def LD : F3_2<3, 0b000000, "ld">;
|
def LDUB: F3_2<3, 0b000001,
|
||||||
def LDD : F3_2<3, 0b000011, "ldd">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "ldub">;
|
||||||
|
def LDUH: F3_2<3, 0b000010,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "lduh">;
|
||||||
|
def LD : F3_2<3, 0b000000,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "ld">;
|
||||||
|
def LDD : F3_2<3, 0b000011,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "ldd">;
|
||||||
|
|
||||||
// Section B.2 - Load Floating-point Instructions, p. 92
|
// Section B.2 - Load Floating-point Instructions, p. 92
|
||||||
def LDFrr : F3_1<3, 0b100000, "ld">;
|
def LDFrr : F3_1<3, 0b100000,
|
||||||
def LDFri : F3_2<3, 0b100000, "ld">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "ld">;
|
||||||
def LDDFrr : F3_1<3, 0b100011, "ldd">;
|
def LDFri : F3_2<3, 0b100000,
|
||||||
def LDDFri : F3_2<3, 0b100011, "ldd">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "ld">;
|
||||||
def LDFSRrr: F3_1<3, 0b100001, "ld">;
|
def LDDFrr : F3_1<3, 0b100011,
|
||||||
def LDFSRri: F3_2<3, 0b100001, "ld">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "ldd">;
|
||||||
|
def LDDFri : F3_2<3, 0b100011,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "ldd">;
|
||||||
|
def LDFSRrr: F3_1<3, 0b100001,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "ld">;
|
||||||
|
def LDFSRri: F3_2<3, 0b100001,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "ld">;
|
||||||
|
|
||||||
// Section B.4 - Store Integer Instructions, p. 95
|
// Section B.4 - Store Integer Instructions, p. 95
|
||||||
def STB : F3_2<3, 0b000101, "stb">;
|
def STB : F3_2<3, 0b000101,
|
||||||
def STH : F3_2<3, 0b000110, "sth">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "stb">;
|
||||||
def ST : F3_2<3, 0b000100, "st">;
|
def STH : F3_2<3, 0b000110,
|
||||||
def STD : F3_2<3, 0b000111, "std">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "sth">;
|
||||||
|
def ST : F3_2<3, 0b000100,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "st">;
|
||||||
|
def STD : F3_2<3, 0b000111,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "std">;
|
||||||
|
|
||||||
// Section B.5 - Store Floating-point Instructions, p. 97
|
// Section B.5 - Store Floating-point Instructions, p. 97
|
||||||
def STFrr : F3_1<3, 0b100100, "st">;
|
def STFrr : F3_1<3, 0b100100,
|
||||||
def STFri : F3_2<3, 0b100100, "st">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "st">;
|
||||||
def STDFrr : F3_1<3, 0b100111, "std">;
|
def STFri : F3_2<3, 0b100100,
|
||||||
def STDFri : F3_2<3, 0b100111, "std">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "st">;
|
||||||
def STFSRrr : F3_1<3, 0b100101, "st">;
|
def STDFrr : F3_1<3, 0b100111,
|
||||||
def STFSRri : F3_2<3, 0b100101, "st">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "std">;
|
||||||
def STDFQrr : F3_1<3, 0b100110, "std">;
|
def STDFri : F3_2<3, 0b100111,
|
||||||
def STDFQri : F3_2<3, 0b100110, "std">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "std">;
|
||||||
|
def STFSRrr : F3_1<3, 0b100101,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "st">;
|
||||||
|
def STFSRri : F3_2<3, 0b100101,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "st">;
|
||||||
|
def STDFQrr : F3_1<3, 0b100110,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "std">;
|
||||||
|
def STDFQri : F3_2<3, 0b100110,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "std">;
|
||||||
|
|
||||||
// Section B.9 - SETHI Instruction, p. 104
|
// Section B.9 - SETHI Instruction, p. 104
|
||||||
def SETHIi: F2_1<0b100, "sethi">;
|
def SETHIi: F2_1<0b100, "sethi">;
|
||||||
|
|
@ -101,84 +128,150 @@ let rd = 0, imm22 = 0 in
|
||||||
def NOP : F2_1<0b100, "nop">;
|
def NOP : F2_1<0b100, "nop">;
|
||||||
|
|
||||||
// Section B.11 - Logical Instructions, p. 106
|
// Section B.11 - Logical Instructions, p. 106
|
||||||
def ANDrr : F3_1<2, 0b000001, "and">;
|
def ANDrr : F3_1<2, 0b000001,
|
||||||
def ANDri : F3_2<2, 0b000001, "and">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "and">;
|
||||||
def ANDCCrr : F3_1<2, 0b010001, "andcc">;
|
def ANDri : F3_2<2, 0b000001,
|
||||||
def ANDCCri : F3_2<2, 0b010001, "andcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "and">;
|
||||||
def ANDNrr : F3_1<2, 0b000101, "andn">;
|
def ANDCCrr : F3_1<2, 0b010001,
|
||||||
def ANDNri : F3_2<2, 0b000101, "andn">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "andcc">;
|
||||||
def ANDNCCrr: F3_1<2, 0b010101, "andncc">;
|
def ANDCCri : F3_2<2, 0b010001,
|
||||||
def ANDNCCri: F3_2<2, 0b010101, "andncc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "andcc">;
|
||||||
def ORrr : F3_1<2, 0b000010, "or">;
|
def ANDNrr : F3_1<2, 0b000101,
|
||||||
def ORri : F3_2<2, 0b000010, "or">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "andn">;
|
||||||
def ORCCrr : F3_1<2, 0b010010, "orcc">;
|
def ANDNri : F3_2<2, 0b000101,
|
||||||
def ORCCri : F3_2<2, 0b010010, "orcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "andn">;
|
||||||
def ORNrr : F3_1<2, 0b000110, "orn">;
|
def ANDNCCrr: F3_1<2, 0b010101,
|
||||||
def ORNri : F3_2<2, 0b000110, "orn">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "andncc">;
|
||||||
def ORNCCrr : F3_1<2, 0b010110, "orncc">;
|
def ANDNCCri: F3_2<2, 0b010101,
|
||||||
def ORNCCri : F3_2<2, 0b010110, "orncc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "andncc">;
|
||||||
def XORrr : F3_1<2, 0b000011, "xor">;
|
def ORrr : F3_1<2, 0b000010,
|
||||||
def XORri : F3_2<2, 0b000011, "xor">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "or">;
|
||||||
def XORCCrr : F3_1<2, 0b010011, "xorcc">;
|
def ORri : F3_2<2, 0b000010,
|
||||||
def XORCCri : F3_2<2, 0b010011, "xorcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "or">;
|
||||||
def XNORrr : F3_1<2, 0b000111, "xnor">;
|
def ORCCrr : F3_1<2, 0b010010,
|
||||||
def XNORri : F3_2<2, 0b000111, "xnor">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "orcc">;
|
||||||
def XNORCCrr: F3_1<2, 0b010111, "xnorcc">;
|
def ORCCri : F3_2<2, 0b010010,
|
||||||
def XNORCCri: F3_2<2, 0b010111, "xnorcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "orcc">;
|
||||||
|
def ORNrr : F3_1<2, 0b000110,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "orn">;
|
||||||
|
def ORNri : F3_2<2, 0b000110,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "orn">;
|
||||||
|
def ORNCCrr : F3_1<2, 0b010110,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "orncc">;
|
||||||
|
def ORNCCri : F3_2<2, 0b010110,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "orncc">;
|
||||||
|
def XORrr : F3_1<2, 0b000011,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "xor">;
|
||||||
|
def XORri : F3_2<2, 0b000011,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "xor">;
|
||||||
|
def XORCCrr : F3_1<2, 0b010011,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "xorcc">;
|
||||||
|
def XORCCri : F3_2<2, 0b010011,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "xorcc">;
|
||||||
|
def XNORrr : F3_1<2, 0b000111,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "xnor">;
|
||||||
|
def XNORri : F3_2<2, 0b000111,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "xnor">;
|
||||||
|
def XNORCCrr: F3_1<2, 0b010111,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "xnorcc">;
|
||||||
|
def XNORCCri: F3_2<2, 0b010111,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "xnorcc">;
|
||||||
|
|
||||||
// Section B.12 - Shift Instructions, p. 107
|
// Section B.12 - Shift Instructions, p. 107
|
||||||
def SLLrr : F3_1<2, 0b100101, "sll">;
|
def SLLrr : F3_1<2, 0b100101,
|
||||||
def SLLri : F3_2<2, 0b100101, "sll">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "sll">;
|
||||||
def SRLrr : F3_1<2, 0b100110, "srl">;
|
def SLLri : F3_2<2, 0b100101,
|
||||||
def SRLri : F3_2<2, 0b100110, "srl">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "sll">;
|
||||||
def SRArr : F3_1<2, 0b100111, "sra">;
|
def SRLrr : F3_1<2, 0b100110,
|
||||||
def SRAri : F3_2<2, 0b100111, "sra">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "srl">;
|
||||||
|
def SRLri : F3_2<2, 0b100110,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "srl">;
|
||||||
|
def SRArr : F3_1<2, 0b100111,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "sra">;
|
||||||
|
def SRAri : F3_2<2, 0b100111,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "sra">;
|
||||||
|
|
||||||
// Section B.13 - Add Instructions, p. 108
|
// Section B.13 - Add Instructions, p. 108
|
||||||
def ADDrr : F3_1<2, 0b000000, "add">;
|
def ADDrr : F3_1<2, 0b000000,
|
||||||
def ADDri : F3_2<2, 0b000000, "add">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "add">;
|
||||||
def ADDCCrr : F3_1<2, 0b010000, "addcc">;
|
def ADDri : F3_2<2, 0b000000,
|
||||||
def ADDCCri : F3_2<2, 0b010000, "addcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "add">;
|
||||||
def ADDXrr : F3_1<2, 0b001000, "addx">;
|
def ADDCCrr : F3_1<2, 0b010000,
|
||||||
def ADDXri : F3_2<2, 0b001000, "addx">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "addcc">;
|
||||||
def ADDXCCrr: F3_1<2, 0b011000, "addxcc">;
|
def ADDCCri : F3_2<2, 0b010000,
|
||||||
def ADDXCCri: F3_2<2, 0b011000, "addxcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "addcc">;
|
||||||
|
def ADDXrr : F3_1<2, 0b001000,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "addx">;
|
||||||
|
def ADDXri : F3_2<2, 0b001000,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "addx">;
|
||||||
|
def ADDXCCrr: F3_1<2, 0b011000,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "addxcc">;
|
||||||
|
def ADDXCCri: F3_2<2, 0b011000,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "addxcc">;
|
||||||
|
|
||||||
// Section B.15 - Subtract Instructions, p. 110
|
// Section B.15 - Subtract Instructions, p. 110
|
||||||
def SUBrr : F3_1<2, 0b000100, "sub">;
|
def SUBrr : F3_1<2, 0b000100,
|
||||||
def SUBri : F3_2<2, 0b000100, "sub">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "sub">;
|
||||||
def SUBCCrr : F3_1<2, 0b010100, "subcc">;
|
def SUBri : F3_2<2, 0b000100,
|
||||||
def SUBCCri : F3_2<2, 0b010100, "subcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "sub">;
|
||||||
def SUBXrr : F3_1<2, 0b001100, "subx">;
|
def SUBCCrr : F3_1<2, 0b010100,
|
||||||
def SUBXri : F3_2<2, 0b001100, "subx">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "subcc">;
|
||||||
def SUBXCCrr: F3_1<2, 0b011100, "subxcc">;
|
def SUBCCri : F3_2<2, 0b010100,
|
||||||
def SUBXCCri: F3_2<2, 0b011100, "subxcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "subcc">;
|
||||||
|
def SUBXrr : F3_1<2, 0b001100,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "subx">;
|
||||||
|
def SUBXri : F3_2<2, 0b001100,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "subx">;
|
||||||
|
def SUBXCCrr: F3_1<2, 0b011100,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "subxcc">;
|
||||||
|
def SUBXCCri: F3_2<2, 0b011100,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "subxcc">;
|
||||||
|
|
||||||
// Section B.18 - Multiply Instructions, p. 113
|
// Section B.18 - Multiply Instructions, p. 113
|
||||||
def UMULrr : F3_1<2, 0b001010, "umul">;
|
def UMULrr : F3_1<2, 0b001010,
|
||||||
def UMULri : F3_2<2, 0b001010, "umul">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "umul">;
|
||||||
def SMULrr : F3_1<2, 0b001011, "smul">;
|
def UMULri : F3_2<2, 0b001010,
|
||||||
def SMULri : F3_2<2, 0b001011, "smul">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "umul">;
|
||||||
def UMULCCrr: F3_1<2, 0b011010, "umulcc">;
|
def SMULrr : F3_1<2, 0b001011,
|
||||||
def UMULCCri: F3_2<2, 0b011010, "umulcc">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "smul">;
|
||||||
def SMULCCrr: F3_1<2, 0b011011, "smulcc">;
|
def SMULri : F3_2<2, 0b001011,
|
||||||
def SMULCCri: F3_2<2, 0b011011, "smulcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "smul">;
|
||||||
|
def UMULCCrr: F3_1<2, 0b011010,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "umulcc">;
|
||||||
|
def UMULCCri: F3_2<2, 0b011010,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "umulcc">;
|
||||||
|
def SMULCCrr: F3_1<2, 0b011011,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "smulcc">;
|
||||||
|
def SMULCCri: F3_2<2, 0b011011,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "smulcc">;
|
||||||
|
|
||||||
// Section B.19 - Divide Instructions, p. 115
|
// Section B.19 - Divide Instructions, p. 115
|
||||||
def UDIVrr : F3_1<2, 0b001110, "udiv">;
|
def UDIVrr : F3_1<2, 0b001110,
|
||||||
def UDIVri : F3_2<2, 0b001110, "udiv">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "udiv">;
|
||||||
def SDIVrr : F3_1<2, 0b001111, "sdiv">;
|
def UDIVri : F3_2<2, 0b001110,
|
||||||
def SDIVri : F3_2<2, 0b001111, "sdiv">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "udiv">;
|
||||||
def UDIVCCrr : F3_1<2, 0b011110, "udivcc">;
|
def SDIVrr : F3_1<2, 0b001111,
|
||||||
def UDIVCCri : F3_2<2, 0b011110, "udivcc">;
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "sdiv">;
|
||||||
def SDIVCCrr : F3_1<2, 0b011111, "sdivcc">;
|
def SDIVri : F3_2<2, 0b001111,
|
||||||
def SDIVCCri : F3_2<2, 0b011111, "sdivcc">;
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "sdiv">;
|
||||||
|
def UDIVCCrr : F3_1<2, 0b011110,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "udivcc">;
|
||||||
|
def UDIVCCri : F3_2<2, 0b011110,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "udivcc">;
|
||||||
|
def SDIVCCrr : F3_1<2, 0b011111,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "sdivcc">;
|
||||||
|
def SDIVCCri : F3_2<2, 0b011111,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "sdivcc">;
|
||||||
|
|
||||||
// Section B.20 - SAVE and RESTORE, p. 117
|
// Section B.20 - SAVE and RESTORE, p. 117
|
||||||
def SAVErr : F3_1<2, 0b111100, "save">; // save r, r, r
|
def SAVErr : F3_1<2, 0b111100,
|
||||||
def SAVEri : F3_2<2, 0b111100, "save">; // save r, i, r
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "save">;
|
||||||
def RESTORErr : F3_1<2, 0b111101, "restore">; // restore r, r, r
|
def SAVEri : F3_2<2, 0b111100,
|
||||||
def RESTOREri : F3_2<2, 0b111101, "restore">; // restore r, i, r
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "save">;
|
||||||
|
def RESTORErr : F3_1<2, 0b111101,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "restore">;
|
||||||
|
def RESTOREri : F3_2<2, 0b111101,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "restore">;
|
||||||
|
|
||||||
// Section B.21 - Branch on Integer Condition Codes Instructions, p. 119
|
// Section B.21 - Branch on Integer Condition Codes Instructions, p. 119
|
||||||
|
|
||||||
|
|
@ -248,12 +341,15 @@ let Uses = [O0, O1, O2, O3, O4, O5], hasDelaySlot = 1, isCall = 1 in {
|
||||||
// be an implicit def):
|
// be an implicit def):
|
||||||
let Defs = [O0, O1, O2, O3, O4, O5, G1, G2, G3, G4, G5, G6, G7,
|
let Defs = [O0, O1, O2, O3, O4, O5, G1, G2, G3, G4, G5, G6, G7,
|
||||||
D0, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15] in
|
D0, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15] in
|
||||||
def JMPLrr : F3_1<2, 0b111000, "jmpl">; // jmpl [rs1+rs2], rd
|
def JMPLrr : F3_1<2, 0b111000, (ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "jmpl">;
|
||||||
|
// jmpl [rs1+rs2], rd
|
||||||
}
|
}
|
||||||
|
|
||||||
// Section B.29 - Write State Register Instructions
|
// Section B.29 - Write State Register Instructions
|
||||||
def WRrr : F3_1<2, 0b110000, "wr">; // wr rs1, rs2, rd
|
def WRrr : F3_1<2, 0b110000,
|
||||||
def WRri : F3_2<2, 0b110000, "wr">; // wr rs1, imm, rd
|
(ops IntRegs:$a, IntRegs:$b, IntRegs:$c), "wr">;
|
||||||
|
def WRri : F3_2<2, 0b110000,
|
||||||
|
(ops IntRegs:$a, IntRegs:$b, i32imm:$c), "wr">; // wr rs1, imm, rd
|
||||||
|
|
||||||
// Convert Integer to Floating-point Instructions, p. 141
|
// Convert Integer to Floating-point Instructions, p. 141
|
||||||
def FITOS : F3_3<2, 0b110100, 0b011000100, "fitos">;
|
def FITOS : F3_3<2, 0b110100, 0b011000100, "fitos">;
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue