maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[NFC][Codegen] Add miscompile test for constant store merging from PR43446 

This miscompile was introduced by rL354676 / https://reviews.llvm.org/D58468

https://bugs.llvm.org/show_bug.cgi?id=43446
This commit is contained in:
Roman Lebedev 2020-02-25 20:07:15 +03:00
parent bf6d94f159
commit 342eca2974
No known key found for this signature in database
GPG Key ID: 083C3EBB4A1689E0
1 changed files with 23 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
llvm/test/CodeGen/X86/stores-merging.ll
View File

@ -219,3 +219,26 @@ define void @extract_vector_store_32_consecutive_bytes(<4 x i64> %v, i8* %ptr) #
ret void
}
; These are miscompiles - we should store '1', not '-1'.
; https://bugs.llvm.org/show_bug.cgi?id=43446
define void @pr43446_0(i64 %x) {
; CHECK-LABEL: pr43446_0:
; CHECK: # %bb.0:
; CHECK-NEXT: movb $-1, (%rdi)
; CHECK-NEXT: retq
%a = inttoptr i64 %x to i8*
store i8 -2, i8* %a, align 1
%b = inttoptr i64 %x to i1*
store i1 true, i1* %b, align 1
ret void
}
define void @pr43446_1(i8* %a) {
; CHECK-LABEL: pr43446_1:
; CHECK: # %bb.0:
; CHECK-NEXT: movb $-1, (%rdi)
; CHECK-NEXT: retq
store i8 -2, i8* %a, align 1
%b = bitcast i8* %a to i1*
store i1 true, i1* %b, align 1
ret void
}