forked from OSchip/llvm-project
[X86][Haswell][SchedModel] Add architecture specific scheduling models.
Group: Floating Point x87 instructions. Sub-group: Math instructions. <rdar://problem/15607571> llvm-svn: 215913
This commit is contained in:
parent
456c991fb4
commit
33b0bf200d
|
@ -1175,4 +1175,20 @@ def WriteFRNDINT : SchedWriteRes<[]> {
|
|||
}
|
||||
def : InstRW<[WriteFRNDINT], (instregex "FRNDINT")>;
|
||||
|
||||
//-- Math instructions --//
|
||||
|
||||
// FSCALE.
|
||||
def WriteFSCALE : SchedWriteRes<[]> {
|
||||
let Latency = 75; // 49-125
|
||||
let NumMicroOps = 50; // 25-75
|
||||
}
|
||||
def : InstRW<[WriteFSCALE], (instregex "FSCALE")>;
|
||||
|
||||
// FXTRACT.
|
||||
def WriteFXTRACT : SchedWriteRes<[]> {
|
||||
let Latency = 15;
|
||||
let NumMicroOps = 17;
|
||||
}
|
||||
def : InstRW<[WriteFXTRACT], (instregex "FXTRACT")>;
|
||||
|
||||
} // SchedModel
|
||||
|
|
Loading…
Reference in New Issue