forked from OSchip/llvm-project
[mips] Add more checks to the tls.ll test case. NFC
llvm-svn: 337705
This commit is contained in:
Simon Atanasyan
parent
ff08ea77b5
commit
307e5b31ce
|
|
@ -1,12 +1,20 @@
|
|||
; RUN: llc -mtriple=mipsel-- -disable-mips-delay-filler -relocation-model=pic < %s | \
|
||||
; RUN: FileCheck %s -check-prefixes=PIC,CHECK
|
||||
; RUN: llc -mtriple=mipsel-- -disable-mips-delay-filler \
|
||||
; RUN: -relocation-model=pic < %s | FileCheck %s -check-prefix=PIC32
|
||||
; RUN: llc -mtriple=mips64el-- -disable-mips-delay-filler \
|
||||
; RUN: -relocation-model=pic < %s | FileCheck %s -check-prefix=PIC64
|
||||
|
||||
; RUN: llc -mtriple=mipsel-- -mattr=+micromips -disable-mips-delay-filler \
|
||||
; RUN: -relocation-model=pic < %s | FileCheck %s -check-prefixes=MM,CHECK
|
||||
; RUN: llc -mtriple=mipsel-- -relocation-model=static -disable-mips-delay-filler < \
|
||||
; RUN: %s | FileCheck %s -check-prefixes=STATIC,CHECK
|
||||
; RUN: llc -mtriple=mipsel-- -relocation-model=static -disable-mips-delay-filler \
|
||||
; RUN: -mips-fix-global-base-reg=false < %s | \
|
||||
; RUN: FileCheck %s -check-prefixes=STATICGP,CHECK
|
||||
; RUN: -relocation-model=pic < %s | FileCheck %s -check-prefix=MM
|
||||
|
||||
; RUN: llc -mtriple=mipsel-- -disable-mips-delay-filler \
|
||||
; RUN: -relocation-model=static < %s | FileCheck %s -check-prefix=STATIC32
|
||||
; RUN: llc -mtriple=mips64el-- -disable-mips-delay-filler \
|
||||
; RUN: -relocation-model=static < %s | FileCheck %s -check-prefix=STATIC64
|
||||
|
||||
; RUN: llc -mtriple=mipsel-- -disable-mips-delay-filler -mips-fix-global-base-reg=false \
|
||||
; RUN: -relocation-model=static < %s | FileCheck %s -check-prefix=STATICGP32
|
||||
; RUN: llc -mtriple=mips64el-- -disable-mips-delay-filler -mips-fix-global-base-reg=false \
|
||||
; RUN: -relocation-model=static < %s | FileCheck %s -check-prefix=STATICGP64
|
||||
|
||||
@t1 = thread_local global i32 0, align 4
|
||||
|
||||
|
|
@ -15,28 +23,42 @@ entry:
|
|||
%tmp = load i32, i32* @t1, align 4
|
||||
ret i32 %tmp
|
||||
|
||||
; PIC-LABEL: f1:
|
||||
; PIC-DAG: addu $[[R0:[a-z0-9]+]], $2, $25
|
||||
; PIC-DAG: lw $25, %call16(__tls_get_addr)($[[R0]])
|
||||
; PIC-DAG: addiu $4, $[[R0]], %tlsgd(t1)
|
||||
; PIC-DAG: jalr $25
|
||||
; PIC-DAG: lw $2, 0($2)
|
||||
; PIC32-LABEL: f1:
|
||||
; PIC32-DAG: addu $[[R0:[a-z0-9]+]], $2, $25
|
||||
; PIC32-DAG: addiu $4, $[[R0]], %tlsgd(t1)
|
||||
; PIC32-DAG: lw $25, %call16(__tls_get_addr)($[[R0]])
|
||||
; PIC32-DAG: jalr $25
|
||||
; PIC32-DAG: lw $2, 0($2)
|
||||
|
||||
; PIC64-LABEL: f1:
|
||||
; PIC64-DAG: daddiu $[[R0:[a-z0-9]+]], $1, %lo(%neg(%gp_rel(f1)))
|
||||
; PIC64-DAG: daddiu $4, $[[R0]], %tlsgd(t1)
|
||||
; PIC64-DAG: ld $25, %call16(__tls_get_addr)($[[R0]])
|
||||
; PIC64-DAG: jalr $25
|
||||
; PIC64-DAG: lw $2, 0($2)
|
||||
|
||||
; MM-LABEL: f1:
|
||||
; MM-DAG: addu $[[R0:[a-z0-9]+]], $2, $25
|
||||
; MM-DAG: lw $25, %call16(__tls_get_addr)($[[R0]])
|
||||
; MM-DAG: addiu $4, $[[R0]], %tlsgd(t1)
|
||||
; MM-DAG: lw $25, %call16(__tls_get_addr)($[[R0]])
|
||||
; MM-DAG: move $gp, $2
|
||||
; MM-DAG: jalr $25
|
||||
; MM-DAG: lw16 $2, 0($2)
|
||||
|
||||
; STATIC-LABEL: f1:
|
||||
; STATIC: lui $[[R0:[0-9]+]], %tprel_hi(t1)
|
||||
; STATIC: addiu $[[R1:[0-9]+]], $[[R0]], %tprel_lo(t1)
|
||||
; STATIC: rdhwr $3, $29
|
||||
; STATIC: addu $[[R2:[0-9]+]], $3, $[[R1]]
|
||||
; STATIC: lw $2, 0($[[R2]])
|
||||
}
|
||||
; STATIC32-LABEL: f1:
|
||||
; STATIC32: lui $[[R0:[0-9]+]], %tprel_hi(t1)
|
||||
; STATIC32: addiu $[[R1:[0-9]+]], $[[R0]], %tprel_lo(t1)
|
||||
; STATIC32: rdhwr $3, $29
|
||||
; STATIC32: addu $[[R2:[0-9]+]], $3, $[[R1]]
|
||||
; STATIC32: lw $2, 0($[[R2]])
|
||||
|
||||
; STATIC64-LABEL: f1:
|
||||
; STATIC64: lui $[[R0:[0-9]+]], %tprel_hi(t1)
|
||||
; STATIC64: daddiu $[[R1:[0-9]+]], $[[R0]], %tprel_lo(t1)
|
||||
; STATIC64: rdhwr $3, $29, 0
|
||||
; STATIC64: daddu $[[R2:[0-9]+]], $3, $[[R0]]
|
||||
; STATIC64: lw $2, 0($[[R2]])
|
||||
}
|
||||
|
||||
@t2 = external thread_local global i32
|
||||
|
||||
|
|
@ -45,12 +67,19 @@ entry:
|
|||
%tmp = load i32, i32* @t2, align 4
|
||||
ret i32 %tmp
|
||||
|
||||
; PIC-LABEL: f2:
|
||||
; PIC-DAG: addu $[[R0:[a-z0-9]+]], $2, $25
|
||||
; PIC-DAG: lw $25, %call16(__tls_get_addr)($[[R0]])
|
||||
; PIC-DAG: addiu $4, $[[R0]], %tlsgd(t2)
|
||||
; PIC-DAG: jalr $25
|
||||
; PIC-DAG: lw $2, 0($2)
|
||||
; PIC32-LABEL: f2:
|
||||
; PIC32-DAG: addu $[[R0:[a-z0-9]+]], $2, $25
|
||||
; PIC32-DAG: addiu $4, $[[R0]], %tlsgd(t2)
|
||||
; PIC32-DAG: lw $25, %call16(__tls_get_addr)($[[R0]])
|
||||
; PIC32-DAG: jalr $25
|
||||
; PIC32-DAG: lw $2, 0($2)
|
||||
|
||||
; PIC64-LABEL: f2:
|
||||
; PIC64-DAG: daddiu $[[R0:[a-z0-9]+]], $1, %lo(%neg(%gp_rel(f2)))
|
||||
; PIC64-DAG: daddiu $4, $[[R0]], %tlsgd(t2)
|
||||
; PIC64-DAG: ld $25, %call16(__tls_get_addr)($[[R0]])
|
||||
; PIC64-DAG: jalr $25
|
||||
; PIC64-DAG: lw $2, 0($2)
|
||||
|
||||
; MM-LABEL: f2:
|
||||
; MM-DAG: addu $[[R0:[a-z0-9]+]], $2, $25
|
||||
|
|
@ -59,32 +88,61 @@ entry:
|
|||
; MM-DAG: jalr $25
|
||||
; MM-DAG: lw16 $2, 0($2)
|
||||
|
||||
; STATICGP-LABEL: f2:
|
||||
; STATICGP: lui $[[R0:[0-9]+]], %hi(__gnu_local_gp)
|
||||
; STATICGP: addiu $[[GP:[0-9]+]], $[[R0]], %lo(__gnu_local_gp)
|
||||
; STATICGP: lw ${{[0-9]+}}, %gottprel(t2)($[[GP]])
|
||||
; STATICGP32-LABEL: f2:
|
||||
; STATICGP32: lui $[[R0:[0-9]+]], %hi(__gnu_local_gp)
|
||||
; STATICGP32: addiu $[[GP:[0-9]+]], $[[R0]], %lo(__gnu_local_gp)
|
||||
; STATICGP32: lw ${{[0-9]+}}, %gottprel(t2)($[[GP]])
|
||||
|
||||
; STATIC-LABEL: f2:
|
||||
; STATIC: lui $[[R0:[0-9]+]], %hi(__gnu_local_gp)
|
||||
; STATIC: addiu $[[GP:[0-9]+]], $[[R0]], %lo(__gnu_local_gp)
|
||||
; STATIC: rdhwr $3, $29
|
||||
; STATIC: lw $[[R0:[0-9]+]], %gottprel(t2)($[[GP]])
|
||||
; STATIC: addu $[[R1:[0-9]+]], $3, $[[R0]]
|
||||
; STATIC: lw $2, 0($[[R1]])
|
||||
; STATICGP64-LABEL: f2:
|
||||
; STATICGP64: lui $[[R0:[0-9]+]], %hi(%neg(%gp_rel(f2)))
|
||||
; STATICGP64: daddiu $[[GP:[0-9]+]], $[[R0]], %lo(%neg(%gp_rel(f2)))
|
||||
; STATICGP64: ld $1, %gottprel(t2)($[[GP]])
|
||||
|
||||
; STATIC32-LABEL: f2:
|
||||
; STATIC32: lui $[[R0:[0-9]+]], %hi(__gnu_local_gp)
|
||||
; STATIC32: addiu $[[GP:[0-9]+]], $[[R0]], %lo(__gnu_local_gp)
|
||||
; STATIC32: rdhwr $3, $29
|
||||
; STATIC32: lw $[[R0:[0-9]+]], %gottprel(t2)($[[GP]])
|
||||
; STATIC32: addu $[[R1:[0-9]+]], $3, $[[R0]]
|
||||
; STATIC32: lw $2, 0($[[R1]])
|
||||
|
||||
; STATIC64-LABEL: f2:
|
||||
; STATIC64: lui $[[R0:[0-9]+]], %hi(%neg(%gp_rel(f2)))
|
||||
; STATIC64: daddiu $[[GP:[0-9]+]], $[[R0]], %lo(%neg(%gp_rel(f2)))
|
||||
; STATIC64: rdhwr $3, $29
|
||||
; STATIC64: ld $[[R0:[0-9]+]], %gottprel(t2)($[[GP]])
|
||||
; STATIC64: daddu $[[R1:[0-9]+]], $3, $[[R0]]
|
||||
; STATIC64: lw $2, 0($[[R1]])
|
||||
}
|
||||
|
||||
@f3.i = internal thread_local unnamed_addr global i32 1, align 4
|
||||
|
||||
define i32 @f3() nounwind {
|
||||
entry:
|
||||
; CHECK-LABEL: f3:
|
||||
; PIC32-LABEL: f3:
|
||||
; PIC32: addu $[[R0:[a-z0-9]+]], $2, $25
|
||||
; PIC32: addiu $4, $[[R0]], %tlsldm(f3.i)
|
||||
; PIC32: lw $25, %call16(__tls_get_addr)($[[R0]])
|
||||
; PIC32: jalr $25
|
||||
; PIC32: lui $[[R0:[0-9]+]], %dtprel_hi(f3.i)
|
||||
; PIC32: addu $[[R1:[0-9]+]], $[[R0]], $2
|
||||
; PIC32: lw $[[R3:[0-9]+]], %dtprel_lo(f3.i)($[[R1]])
|
||||
; PIC32: addiu $[[R3]], $[[R3]], 1
|
||||
; PIC32: sw $[[R3]], %dtprel_lo(f3.i)($[[R1]])
|
||||
|
||||
; PIC: addiu $4, ${{[a-z0-9]+}}, %tlsldm(f3.i)
|
||||
; PIC: jalr $25
|
||||
; PIC: lui $[[R0:[0-9]+]], %dtprel_hi(f3.i)
|
||||
; PIC: addu $[[R1:[0-9]+]], $[[R0]], $2
|
||||
; PIC: lw ${{[0-9]+}}, %dtprel_lo(f3.i)($[[R1]])
|
||||
; PIC64-LABEL: f3:
|
||||
; PIC64: lui $[[R0:[a-z0-9]+]], %hi(%neg(%gp_rel(f3)))
|
||||
; PIC64: daddu $[[R0]], $[[R0]], $25
|
||||
; PIC64: daddiu $[[R1:[a-z0-9]+]], $[[R0]], %lo(%neg(%gp_rel(f3)))
|
||||
; PIC64: daddiu $4, $[[R1]], %tlsldm(f3.i)
|
||||
; PIC64: ld $25, %call16(__tls_get_addr)($[[R1]])
|
||||
; PIC64: jalr $25
|
||||
; PIC64: daddiu $[[R0:[0-9]+]], $2, %dtprel_hi(f3.i)
|
||||
; PIC64: lw $[[R1:[0-9]+]], %dtprel_lo(f3.i)($[[R0]])
|
||||
; PIC64: addiu $[[R1]], $[[R1]], 1
|
||||
; PIC64: sw $[[R1]], %dtprel_lo(f3.i)($[[R0]])
|
||||
|
||||
; MM-LABEL: f3:
|
||||
; MM: addiu $4, ${{[a-z0-9]+}}, %tlsldm(f3.i)
|
||||
; MM: jalr $25
|
||||
; MM: lui $[[R0:[0-9]+]], %dtprel_hi(f3.i)
|
||||
|
|
@ -96,4 +154,3 @@ entry:
|
|||
store i32 %inc, i32* @f3.i, align 4
|
||||
ret i32 %inc
|
||||
}
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue