maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[aarch64][globalisel] Register banks and classes should have distinct names. 

Otherwise they are ambiguous in MIR.

llvm-svn: 316047
This commit is contained in:
Daniel Sanders 2017-10-18 00:12:43 +00:00
parent 8d799f8ef9
commit 30247fd1d9
2 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp
View File

@ -59,10 +59,9 @@ AArch64RegisterBankInfo::AArch64RegisterBankInfo(const TargetRegisterInfo &TRI)
assert(&AArch64::FPRRegBank == &RBFPR && assert(&AArch64::FPRRegBank == &RBFPR &&
"The order in RegBanks is messed up"); "The order in RegBanks is messed up");
const RegisterBank &RBCCR = getRegBank(AArch64::CCRRegBankID); const RegisterBank &RBCCR = getRegBank(AArch64::CCRegBankID);
(void)RBCCR; (void)RBCCR;
assert(&AArch64::CCRRegBank == &RBCCR && assert(&AArch64::CCRegBank == &RBCCR && "The order in RegBanks is messed up");
"The order in RegBanks is messed up");
// The GPR register bank is fully defined by all the registers in // The GPR register bank is fully defined by all the registers in
// GR64all + its subclasses. // GR64all + its subclasses.
@ -229,7 +228,7 @@ const RegisterBank &AArch64RegisterBankInfo::getRegBankFromRegClass(
case AArch64::XSeqPairsClassRegClassID: case AArch64::XSeqPairsClassRegClassID:
return getRegBank(AArch64::GPRRegBankID); return getRegBank(AArch64::GPRRegBankID);
case AArch64::CCRRegClassID: case AArch64::CCRRegClassID:
return getRegBank(AArch64::CCRRegBankID); return getRegBank(AArch64::CCRegBankID);
default: default:
llvm_unreachable("Register class not supported"); llvm_unreachable("Register class not supported");
} }

2
llvm/lib/Target/AArch64/AArch64RegisterBanks.td
View File

@ -17,4 +17,4 @@ def GPRRegBank : RegisterBank<"GPR", [GPR64all]>;
def FPRRegBank : RegisterBank<"FPR", [QQQQ]>; def FPRRegBank : RegisterBank<"FPR", [QQQQ]>;
/// Conditional register: NZCV. /// Conditional register: NZCV.
def CCRRegBank : RegisterBank<"CCR", [CCR]>; def CCRegBank : RegisterBank<"CC", [CCR]>;